Principal Failure Analysis Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 7, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$111,944 U.S. median for this role

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Data From the posting source

Seniority

Staff Plus From the posting source

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Principal Failure Analysis Engineer Palm Bay, Florida, United States Company Description: Job Description: Our Failure Analysis Team is looking for a Principal Failure Analysis Engineer in our Palm Bay, Florida office with failure analysis experience in Power Management to help the growing demand and support for power requirement with Artificial Intelligence. We are seeking an enthusiastic, initiative-taking, fast-learning individual who will focus on analyzing and reporting on a variety of semiconductor products. A successful candidate would have knowledge or experience in the following: An understanding of Semiconductor fabrication and packaging. Package and non-destructive techniques: Curve tracer, X-ray, SAM Images based isolation techniques: Photon Emission Microscopy, OBIRCh, Thermal emission. Ability to read and interpret electrical schematics and layouts. Use of bench equipment to power up and characterize fault symptoms. Deprocessing techniques: Wet chemistry, polishing, plasma. Qualifications: 10-15 years' experience in semiconductor device failure analysis and/or equivalent Bachelor's or master's degree in electrical engineering Failure analysis experience with Power Management products Experience with electrical isolation and physical failure analysis techniques Strong understanding of diodes and transistors work. Excellent interpersonal and communication skills. Must be an initiative-taking team player who is able to take direction, manage multiple tasks simultaneously, and communicate effectively. Applicants for this position must be currently authorized to work in the United States on a full-time basis. Renesas is unable to sponsor applicants for work visas for this position Additional Information: Renesas is an embedded semiconductor solution provider driven by its Purpose ' To Make Our Lives Easier .' As

Read the full description at jobs.smartrecruiters.com. FewerJobs shows a preview and links to the original posting.