Hardware Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified

401(k) match

Not verified

Was this benefit information wrong? Tell us.

Market context

Median wage (BLS OEWS)

$111,944 national median

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Hardware Engineer Cincinnati, Ohio We are looking for highly talented, motivated, and versatile engineers that can create the next generation. As a Hardware Engineer at our company, you will be responsible for architecture, design, and development of next generation Electronic Safe and Arm Devices utilizing the latest state of the art technologies. ASIC / FPGA designs will include various sensor interfaces, sequence verification, A/D and D/A interfaces, communication protocols, state machines, timer chains, etc. used in Electronic Safe and Arm Devices (Fuzes) for DOD weapon systems. Microsemi / Actel is our targeted FPGA and QuestaSim is our simulation tool. The primary responsibilities will focus on Verilog FPGA design, System Verilog UVM verification and C# based microcontroller development. The ideal candidate for this role would share our passion for creating and innovating new technologies in a highly dynamic, fast-paced environment. Essential Functions: Analysis of the requirements, architecture definition, design and debug of FPGA and associated hardware and microcontroller products and associated firmware. Developing Verilog HDL targeting Antifuse and enhanced Flash FPGA's. Performing effective analysis of functional issues or performance profiling with the hardware and firmware in test environments or target host systems. Contribute to process improvements to ensure hardware-firmware quality and time-to-market. Qualifications: Bachelor's Degree and minimum 6 years of prior relevant experience. Graduate Degree and a minimum of 4 years of prior related experience. In lieu of a degree, minimum of 10 years of prior related experience. Knowledge using Verilog for Logic Design. Programming experience in C for embedded systems,

Read the full description at jobs.lever.co. FewerJobs shows a source-linked preview and links to the original posting.