FewerJobs.
All jobs

Senior Design Engineer

Cisco - Allentown, Pennsylvania, US

Posted May 22, 2026

Benefits

Parental leave
Not verified
Non-birth-parent leave
Not verified
Family-building benefits
  • Fertility benefits: Not verified
  • Adoption assistance: Not verified
  • Surrogacy assistance: Not verified
Mental health support
Not verified
Relocation assistance
Not verified
Childcare support
Not verified
Learning budget
Not verified
Verification
Not verified checked Jun 13, 2026
Salary
$166K-$234K From the posting source checked Jun 20, 2026
401(k) match
Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)
$116,543 U.S. median for this role
Projected growth (BLS Employment Projections)
+9.8% - Much faster than average

72% above the BLS role benchmark for software engineering aggregate.

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function
Engineering From the posting source checked Jun 20, 2026
Seniority
Senior From the posting source checked Jun 20, 2026

Schedule

Shift type
Not verified
Weekend work
Not verified

Company

Equity
Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter
Not verified
Assessment
Not verified
Deadline
May 25, 2026 From the posting source checked Jun 20, 2026

Where they hire

State eligibility is not yet verified.

About this role

Senior Design Engineer Allentown, Pennsylvania, US The application window is expected to close on: 05/25/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . Meet the Team Join Cisco's Silicon Photonics group, where we combine deep expertise in analog, digital, and optical design to build the world's fastest networking solutions. We're a collaborative, innovative team passionate about pushing the limits of high-speed connectivity. Your Impact As a Senior Engineer, you'll lead the design and development of next-generation 100G/200G/400G photonics ICs. From architecture to lab validation, you'll shape product direction, mentor engineers, and ensure Cisco stays at the forefront of optical networking innovation. Specific responsibilities include: Drive architecture, design, and verification of high-speed mixed-signal and photonics circuits. Define and document chip-level specifications and verification plans. Collaborate across optical, electrical, firmware, and manufacturing teams to deliver end-to-end solutions. Lead lab validation, debug, and yield improvement activities. Mentor and provide technical guidance to junior engineers. Minimum Qualifications Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experience Master's or PhD in Electrical Engineering (or related field). 10+ years of experience in analog/mixed-signal IC design for high-speed systems. Lab validation and test experience with high-speed equipment. Experience with Python and C for automation and analysis. Hands-on expertise with design tools (Cadence Virtuoso, Spectre, Calibre, etc.). Preferred Qualifications Deep expertise in photonics and high-speed datapath circuits (modulators, TIAs, PLLs, ADC/DAC,

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.

Apply at cisco.wd5.myworkdayjobs.com

Apply link verified; last checked Aug 3, 2026.

What verified means

Verified means a displayed claim has field-level provenance to a source FewerJobs pulled: a government or employer source, or the original job posting. Posting-sourced facts are employer-stated and are labeled separately from government records.

Related jobs