Stmicroelectronics jobs
424 matches, filter-driven and evidence-linked.
Filters
0 active
Remote, hybrid, onsite
State
Shift type
Weekend work
Country
Cover letter
Assessment
Salary type
Equity type
Family-building benefits
Benefit evidence
-
Summer Internship 2026: HW Component Database Intern
STMicroelectronics - TunisiaIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Other - Entry From the posting source Salary not disclosed Inferred from posting 401(k) reportedSummer Internship 2026: HW Component Database Intern Tunisia
-
Sr. RF Hardware Systems Engineer
Samsara - San Francisco - SF9Indexed from Greenhouse Benefit evidence checked Jun 7, 2026 Comp disclosed in postingposted 113 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Senior From the posting source Resolvable source Verified parental leave: 16 wksource Inferred from posting Verified non-birth-parent leave: 16 wk $177K-$240K From the posting source Inferred from posting Childcare support Inferred from posting Mental health support Inferred from posting Learning budget Equity Inferred from posting 401(k) reportedSr. RF Hardware Systems Engineer San Francisco - SF9 Who we are Samsara (NYSE: IOT) is the pioneer of the Connected Operations™ Cloud, which is a platform that enables organizations that depend on physical operations to harness Internet of Things (IoT) data to develop actionable insights and improve their operations. At Samsara, we are helping improve the safety, efficiency and sustainability of the physical operations that power our global economy. Representing more than 40% of global GDP, these industries are the infrastructure of our planet, including agriculture, construction, field services, transportation, and manufacturing - and we are excited to help digitally transform their operations at scale. Working at Samsara means you'll help define the future of physical operations and be on a team that's shaping an exciting array of product solutions, including Video-Based Safety, Vehicle Telematics, Apps and Driver Workflows, and Equipment Monitoring. As part of a recently public company, you'll have the autonomy and support to make an impact as we build for the long term. About the role We're looking for a Senior Hardware Engineer, RF Systems to own critical RF subsystems and help define platform‑level RF architectures that power Samsara's connected hardware portfolio. You'll combine deep RF expertise with strong product instincts, partnering with cross‑functional teams to ship robust, high‑volume hardware. Our hardware team owns end‑to‑end product development for Samsara's AI & Connected devices, from architecture and component selection through validation and ramp to mass production. Within this team, you will lead RF and wireless architectures and
-
Staff Hardware Engineer (f/m/d)
Renesas Electronics - Graz, , AustriaIndexed from Smartrecruiters Benefit evidence checked Jun 7, 2026posted 113 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedStaff Hardware Engineer (f/m/d) Graz, , Austria Company Description: Renesas is a global semiconductor company providing hardware and software solutions for a range of cutting-edge technologies including self-driving cars, robots, automated factory equipment, and smart home applications. We are a key supplier to the world's leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you. Renesas is a global, multi-billion dollar, publicly traded company headquartered in Japan, and has subsidiaries in 20 countries worldwide. Renesas is a dynamic, multi-cultural technology company where employees learn, mentor, innovate and thrive. Renesas is extending our share in fast-growing data economy-related markets such as infrastructure and data center and strengthening our presence in the industrial/IOT and automotive segments. Our solutions drive products developed by major innovators around the world. Join us and build your future by being part of what's next in electronics. Job Description: Hardware support specialist for NFC Point-Of-Sale, IoT and WireLess Charging domains Supporting FAEs and Tier1 customers over JIRA ticketing system by answering questions, conducting design reviews and evaluating prototypes Design PCBs with microcontrollers and NFC antennas for internal prototypes and for certified Evaluation Kits Develop full-scale NFC wireless charging solutions from Antenna to Battery Be TechLead and take ownership of customer projects and internal development programs Performing measurements with RF lab equipment (in-house and at external laboratories) Perform EMC tests and troubleshooting, maintain documentation repository Write and maintain application notes, articles and presentations Create technical trainings for customers
-
ALTERNANCE - Assistant Achats produits RH F/H
STMicroelectronics - Grenoble, FranceIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Other - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedALTERNANCE - Assistant Achats produits RH F/H Grenoble, France
-
Sr Analog Engineer
Renesas Electronics - Seongnam-si, Gyeonggi-do, Korea, republic ofIndexed from Smartrecruiters Benefit evidence checked Jun 7, 2026posted 113 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedSr Analog Engineer Seongnam-si, Gyeonggi-do, Korea, republic of Company Description: Job Description: This position is in CMSD Korea, which is part of Renesas' Analog & Connectivity organization. The CMSD R&D team develops and industrializes highly configurable mixed-signal products for a wide range of applications, including but not limited to consumer, communication, computing, data center, industrial, and automotive applications. CMSD team is the pioneer and dominant market leader of the highly successful GreenPAK family of products. This customer configurable product and platform enables customers to differentiate their products, reduces BOM cost and development cost and time. CMSD team is continuously expanding our product portfolio that includes high performance analog IP's, DC-DC, and FPGA. Understand the transistor- and system- level architecture. Ensure the performance of the high precision analog block to meet process, voltage, and temperature (PVT) variations. Contribute to the high-performance silicon-proven IP development. Collaborate with digital engineers on trimming and control for analog circuit. Guide to layout engineer to minimize the layout effects. Perform hands-on evaluation of IPs to use equipment like multimeter and oscilloscope. Collaborate with test engineering to ensure adequate test coverage. Analyze the ATE & CHZ data to validate product specification. Interface and Support with various teams in design view. Participate in root cause analysis of performance and functional issues. Modeling of analog and mixed-signal circuits for top-level testbench. Qualifications: 1. M.D. or Ph.D in EE semiconductor design by using CMOS 2. Strong knowledge in design and layout of analog and mixed-signal circuit design and architecture with
-
Sr Principal Engineer Electronics
Northrop Grumman - United States-Arizona-ChandlerIndexed from Icims Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Staff Plus From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSr Principal Engineer Electronics United States-Arizona-Chandler
-
Senior/ Staff STA Engineer
Renesas Electronics - Bengaluru, KA, IndiaIndexed from Smartrecruiters Benefit evidence checked Jun 7, 2026posted 113 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedSenior/ Staff STA Engineer Bengaluru, KA, India Company Description: Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world's leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you. Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what's next in electronics and the world. Renesas has a growing presence in India with HC approaching 1000+ and significant presence with active government and university collaboration as well as OSAT footprint (JV with CG India). With the growing importance of India as a market (Growing semiconductor market and government goals / mandates of localization needs) and talent hub, our division's
-
ALTERNANCE - Qualification équipements de fiabilité F/H
STMicroelectronics - Rennes, FranceIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Other - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedALTERNANCE - Qualification équipements de fiabilité F/H Rennes, France
-
Electronics Hardware Engineer
Eaton Corporation - Moon Township, Pennsylvania, USA, 15108Indexed from Eightfold Benefit evidence checked Jun 13, 2026posted 111 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedElectronics Hardware Engineer Moon Township, Pennsylvania, USA, 15108
-
VIE - SINGAPOUR (GRENOBLE) - Sustaining engineer - H/F
STMicroelectronics - Grenoble, FranceIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedVIE - SINGAPOUR (GRENOBLE) - Sustaining engineer - H/F Grenoble, France
-
Assistant Maintenance Engineer for AMHS (12H Rotating Shift)
STMicroelectronics - SingaporeIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedAssistant Maintenance Engineer for AMHS (12H Rotating Shift) Singapore
-
STA CAD/Methodology Engineer
Cisco - ArmeniaIndexed from Workday Benefit evidence checked Jun 13, 2026posted 142 days agoWhy we showed this
Role: semantic matchApply link reachable when checkedHybrid - 2d office From the posting source Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSTA CAD/Methodology Engineer Armenia This is a hybrid role with four days per week at Cisco's Yerevan office. Meet the Team Join the Silicon One Team at Cisco, a group at the forefront of developing Cisco's groundbreaking silicon architecture. We are a collaborative unit focused on pushing the boundaries of ASIC design for advanced process nodes. As part of our team, you will contribute to defining innovative Physical Design methodologies and creating robust flows essential for developing our complex chips. You will also have the opportunity to work hands-on with the Physical Design of intricate chip partitions. Your Impact This role as a Static Timing Analysis (STA) CAD/Methodology Engineer on Cisco's Silicon One Engineering team offers a key opportunity to enable the next generation of high-performance networking SoCs and ASICs. You will lead the development of scalable STA flows and automation, enhancing the efficiency and quality of design processes. Working at the intersection of design, methodology, and infrastructure, you will help establish best practices and drive innovation within a leading silicon organization. Contribute to the development, maintenance, and automation of STA signoff flows for complex SoC designs. Assist with timing constraint development (SDC) and validation for multi-mode, multi-corner analysis. Develop and enhance automation scripts and utilities (TCL, Python) to streamline timing flows and improve engineering efficiency. Work with senior engineers to support timing closure during the design cycle, assisting with debug and issue triage. Collaborate with RTL, DFT, and physical design teams to align on design intent and STA best
-
Sr Principal Engineer Electronics
Northrop Grumman Corporation - United States-Arizona-ChandlerIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSr Principal Engineer Electronics United States-Arizona-Chandler
-
Electrical Engineer, Meta Neural Band
Meta - Sunnyvale, CA; New York, NYIndexed from Meta Custom Benefit evidence checked Jun 7, 2026 Comp disclosed in postingposted 116 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Mid From the posting source $118K-$170K From the posting source Equity Inferred from posting 401(k) reportedElectrical Engineer, Meta Neural Band Sunnyvale, CA; New York, NY As a Hardware Electrical Engineer at Meta, you will design, develop, and integrate electrical systems for a wide range of applications, from next-generation consumer hardware to large-scale infrastructure. You will collaborate with cross-functional teams-including mechanical, optical, firmware, software, and manufacturing experts-to deliver impactful solutions. Your work may span the full product or system lifecycle, from early prototyping and feasibility studies to large-scale deployment. You will be part of an environment that values technical development, rapid iteration, and creative problem-solving. Responsibilities: - Design, develop, and validate electrical subsystems or simple systems for Meta's hardware products, with increasing independence - Create schematics, direct board layout, and participate in design reviews - Document requirements, specifications, and test criteria for modules and systems - Conduct feasibility studies and analysis to evaluate new technologies and components - Support manufacturing builds, hardware bring-up, and troubleshooting activities - Collaborate across engineering disciplines (mechanical, firmware, software, etc.) to deliver integrated solutions - Troubleshoot and resolve electrical performance and reliability issues - Demonstrate sustained productivity and ownership of assigned areas - Build collaborative relationships with cross-functional partners and contribute to team-level goals - Participate in process improvement, knowledge sharing, and organizational activities as appropriate Minimum qualifications: - Bachelor's or Master's degree in Electrical Engineering, or relevant technical field, and/or equivalent practical experience - 2+ years of experience in electrical design or a relevant technical field - Proven knowledge of electrical engineering fundamentals and circuit and/or system design - Experience
-
CDI - Manager Test Engineering EWS - F/H
STMicroelectronics - Rousset, FranceIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedCDI - Manager Test Engineering EWS - F/H Rousset, France
-
Preventive Maintenance Technician for AMHS (12H Rotating Shift)
STMicroelectronics - SingaporeIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedPreventive Maintenance Technician for AMHS (12H Rotating Shift) Singapore
-
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Northrop Grumman Corporation - United States-Virginia-DullesIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedElectrical Engineer FPGA/ASIC - Level 3/4 - Dulles United States-Virginia-Dulles
-
Sr Principal Electronics Engineer - Network Engineer
Northrop Grumman Corporation - United States-California-San DiegoIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSr Principal Electronics Engineer - Network Engineer United States-California-San Diego
-
Sr Engineer, Physical Design
Renesas Electronics - Noida, , IndiaIndexed from Smartrecruiters Benefit evidence checked Jun 7, 2026posted 113 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedSr Engineer, Physical Design Noida, , India Company Description: Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world's leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you. Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what's next in electronics and the world. Job Description: Experience: 5+ years Role Summary We are seeking skilled Physical Design Engineer with exposure of physical design cycle including Synthesis, UPF, VCLP, LEC to join our semiconductor backend team. The role focuses on performing RTL synthesis , LEC closure, UPF development, and VCLP analysis for complex SoC designs, working closely with Physical
-
Digital IC Design Engineer
Neuralink - Austin, Texas, United States; Fremont, California, United StatesIndexed from Greenhouse Benefit evidence checked Jun 7, 2026 Comp disclosed in postingposted 1192 days agoWhy we showed this
Role: semantic matchUnspecified Engineering From the posting source - Mid From the posting source $116K-$234K From the posting source Equity Inferred from posting 401(k) reportedDigital IC Design Engineer Austin, Texas, United States; Fremont, California, United States About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. - Micro-architecture design and RTL implementation of: - Low-power digital signal processors - Low-power general-purpose hardware accelerators - Low-power graphics processing units - Low-power radio MAC/PHY - Low-power serial link MAC/PHY - Design and optimization of hardware/software interface with firmware engineers - Application-specific architecture optimization including: - Complex system modeling for energy and performance benchmarks - Workload analysis and modeling - Energy/performance profiling and analysis - Leveraging architecture-level design trade-offs with process technology and workload type - Balancing cost and performance
-
Senior Equipment Engineer Raider AMAT process – 2026
STMicroelectronics - SingaporeIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedSenior Equipment Engineer Raider AMAT process – 2026 Singapore
-
Senior STA CAD/Methodology Engineer
Cisco - ArmeniaIndexed from Workday Benefit evidence checked Jun 13, 2026posted 142 days agoWhy we showed this
Role: semantic matchApply link reachable when checkedHybrid - 2d office From the posting source Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reportedSenior STA CAD/Methodology Engineer Armenia This is a hybrid role with four days per week at Cisco's Yerevan office. Meet the Team Join the Silicon One Team at Cisco, a group at the forefront of developing Cisco's groundbreaking silicon architecture. We are a collaborative unit focused on pushing the boundaries of ASIC design for advanced process nodes. As part of our team, you will contribute to defining innovative Physical Design methodologies and creating robust flows essential for developing our complex chips. You will also have the opportunity to work hands-on with the Physical Design of intricate chip partitions. Your Impact This role as a Static Timing Analysis (STA) CAD/Methodology Engineer on Cisco's Silicon One Engineering team offers a key opportunity to enable the next generation of high-performance networking SoCs and ASICs. You will lead the development of scalable STA flows and automation, enhancing the efficiency and quality of design processes. Working at the intersection of design, methodology, and infrastructure, you will help establish best practices and drive innovation within a leading silicon organization. Architect, develop, and maintain static timing analysis (STA) methodologies and flows to support full-chip and hierarchical signoff for high-speed networking ASICs. Support timing closure for SoCs with complex clocking structures, high-speed interfaces, and large-scale integration. Develop robust SDC management, checking, and validation infrastructure across multi-mode, multi-corner (MMMC) scenarios. Build and optimize automation scripts and infrastructure (TCL, Python, Makefiles, etc.) to scale timing flows for enterprise-level SoC programs. Collaborate with RTL design, DFT, P&R, and signoff teams to
-
ALTERNANCE - Système de Management Qualité - F/H
STMicroelectronics - Rousset, FranceIndexed from Eightfold Benefit evidence checked Jun 7, 2026posted 111 days agoWhy we showed this
Employer: "stmicroelectronics"Unspecified Finance From the posting source - Mid From the posting source Salary not disclosed Inferred from posting 401(k) reportedALTERNANCE - Système de Management Qualité - F/H Rousset, France
-
Sr. Staff System & Application Engineer – Power Electronics
Renesas Electronics - Plano, TEXAS, United StatesIndexed from Smartrecruiters Benefit evidence checked Jun 7, 2026posted 113 days agoWhy we showed this
Role: semantic matchUnspecified Data From the posting source - Senior From the posting source Salary not disclosed Inferred from posting 401(k) reportedSr. Staff System & Application Engineer – Power Electronics Plano, TEXAS, United States Company Description: As a System & Application Engineer, you will define and validate system-level solutions for server power products in the growing AI server market. In this hardware system engineering role, you will interface with customers and define power products and its specifications, generate validation plans, and reference designs to ensure robust integration in server, telecom, and industrial systems. You will be the one driving all the other functional teams to develop differentiated products for the target markets. Job Description: · Market survey and definition of power products and specifications for server power market. · Collaborate with customers, sales, product line marketing, applications, design and validation engineers to define architecture and specifications. · Benchmark existing solutions to understand the state of the art. · Silicon bring up and testing of key system performance parameters. · Design and develop proof-of-concepts and reference designs of power solutions for server market. · Develop calculators, simulation models, datasheet for releasing new products to market. · Perform system-level analysis for power integrity, thermal performance, and fault response. · Create application notes and reference designs demonstrating new products in real-world use cases. · Support customers and internal teams with design reviews and debugging for product adoption. Qualifications: · Masters/PhD in Electrical or Electronics engineering with 10+ years experience · Strong expertise in power electronics including DC-DC converters. · Hands-on experience with PCB schematics/layout and CAD tools. · Expertise in control theory and feedback
Take this list with you
Download the 424 matching jobs in any format - read offline, archive, or hand to an AI assistant with your resume to find the best fits.
Or email it to me instead
The AI-ready prompt is a pre-written question you can paste into Claude, ChatGPT, Gemini, or Perplexity along with your resume. We never see your resume; this happens in your AI client of choice.
AI agent reading directly? Same data lives at /api/jobs.json?page=17&q=STMicroelectronics&quality=all.
See /llms.txt and /api/openapi.json for the full schema.