MGR II R&D/PRODUCT DVL ENGINEERING(ICC SI))
TE Connectivity - Job Country Taiwan
Posted Jun 12, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified checked Jun 13, 2026
- Salary
- Not verified
- 401(k) match
- Reported from DOL Form 5500 industry filing (not employer-specific)
Was this benefit information wrong? Tell us.
Market context
- U.S. role benchmark (BLS OEWS)
- $111,944 U.S. median for this role
- Projected growth (BLS Employment Projections)
- +13.7% - Much faster than average
Matched to SOC 15-1252 - Data and ML aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
MGR II R&D/PRODUCT DVL ENGINEERING(ICC SI)) Job Country Taiwan At TE, you will unleash your potential working with people from diverse backgrounds and industries to create a safer, sustainable and more connected world. Job Overview As a member of the Digital Data Networks (DDN) business in TE Connectivity you will play a key role in the design of products for high-speed products in the connector, cable assembly, and/or radio system industry-targeting high-speed communications and connectivity within datacenters and wireless infrastructure. As a manager of Product Development Engineering in Signal Integrity (SI), you will lead a team of SI engineers in all aspects of electrical design, simulation, and verification-validation testing. You will be responsible for leading your team to successfully achieve business objectives in a dynamic business environment while fostering a culture of high performance, innovation, and employee wellbeing. Job Requirements • Manage and lead a team of regional/global signal integrity engineers in establishing signal integrity design performance and functional requirements for new products • Lead the team to perform signal integrity simulations for multiple high-speed standards on each product. This includes determining the correct simulation methodology and setup to use, as well as a good understanding of the criteria for each interface. • Guide the team in connector and cable assembly design and qualifications from a signal integrity standpoint with a focus on making data driven decisions about the product f
Read the full description at careers.te.com. FewerJobs shows a preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has recorded source fields, a user-resolvable source, and a full check date.
Related jobs
-
ASIC Package Engineer
Cisco - Taipei, Taiwan
-
Technical Leader Component & Laser Reliability Engineer
Cisco - Taipei, Taiwan
-
Memory CAD Engineer
Cisco - Zhubei, Taiwan
-
Component Engineer
Cisco - Taipei, Taiwan