Senior Staff Mixed Signal Verification Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 7, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$111,944 U.S. median for this role

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Data From the posting source

Seniority

Senior From the posting source

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior Staff Mixed Signal Verification Engineer Austin, TEXAS, United States Company Description: Job Description: Develop and verify mixed-signal models for digital multiphase voltage regulators. Design SystemVerilog/Verilog testbenches, checkers, and verification flows for system-level control features. Model and simulate regulator behavior in steady-state, transient, fault, and configuration scenarios. Verify PWM modulation, phase management, current sensing, telemetry, protection, and control-loop interactions. Work collaboratively with analog, digital, firmware, validation, and system architecture teams. Debug model, RTL, firmware, and mixed-signal behavior, contributing to system-level verification enhancements. Extensive background in mixed-signal or digital verification with SystemVerilog/Verilog expertise. Demonstrated capability to model, verify, and debug complex analog/digital/firmware interactions. Experience with behavioral models, testbenches, assertions, checkers, coverage, or UVM-based flows. Familiarity with power management, voltage regulators, PWM, current sensing, or converter control is preferred. Interest in advancing into system architecture, feedback control, stability analysis, and digital power regulation. Scripting skills in Python, MATLAB, Perl, or Tcl are a plus. DSP (Digital Signal Processing) skills are required or must be acquired. Qualifications: B.S./M.S. in Electrical Engineering, Computer Engineering, or a related field. 5-10+ years in mixed-signal verification, digital verification, modeling, power management, or related semiconductor development. Additional Information: Renesas is an embedded semiconductor solution provider driven by its Purpose ' To Make Our Lives Easier .' As the industry's leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded

Read the full description at jobs.smartrecruiters.com. FewerJobs shows a preview and links to the original posting.