Hardware Validation Engineer
Etched - Taipei, Taiwan
Posted May 27, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified
- Salary
- Not verified
Was this benefit information wrong? Tell us.
Market context
- U.S. role benchmark (BLS OEWS)
- $111,944 U.S. median for this role
- Projected growth (BLS Employment Projections)
- +13.7% - Much faster than average
Matched to SOC 15-1252 - Data and ML aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Hardware Validation Engineer Taipei, Taiwan About Etched Etched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history. Job Summary We are seeking an experienced and motivated Platform Validation Engineer to validate system hardware and printed circuit board (PCB) functionality and ensure robust power and signal margins across all interfaces. In this role, you will collect and analyze lab data to validate hardware performance, support post-silicon characterization, and ensure reliable operation across multiple subsystems, including PCIe and I2C. Key Responsibilities - Perform system hardware and PCB functional verification to ensure all features meet design specifications, including validation of power and signal integrity margins - Collaborate with ODM/CM to ensure the validation coverage and quality - Collect and analyze lab data to verify power delivery, signal integrity, and overall system robustness - Collaborate with HQ validation and design teams to support issue resolution, including replicating in CM or lab, clarifying and narrowing down root case analysis - Track and document PCB issues and validation results, ensuring clear communication with relevant stakeholders - Collaborate closely with design, firmware, and system engineering teams to ensure
Read the full description at jobs.ashbyhq.com. FewerJobs shows a source-linked preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
ASIC Package Engineer
Cisco - Taipei, Taiwan
-
Technical Leader Component & Laser Reliability Engineer
Cisco - Taipei, Taiwan
-
Memory CAD Engineer
Cisco - Zhubei, Taiwan
-
Component Engineer
Cisco - Taipei, Taiwan