HW Engineer
Cisco - San Jose, California, US
Posted May 12, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified last checked Jun 13, 2026
- Salary
- Not verified not verified - source not recorded; timestamp not recorded
- 401(k) match
- Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.
Was this benefit information wrong? Tell us.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
HW Engineer San Jose, California, US The application window is expected to close on: 03/26/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . Meet the team: The Hardware Team is responsible for leading the hardware development through all phases of product design, from concept and architecture to production and support. Our engineers handle every aspect of chip development, from definition and architecture to silicon bring-up, validation, and system integration. This role combines strong technical expertise with leadership, planning, and cross-functional collaboration. Your Impact: You will join our Cisco Silicon One team , the epicenter of Cisco's ASIC design. As a Hardware Lab Engineer you will be responsible for enabling and supporting the full lifecycle of silicon and hardware development by operating and evolving a world-class hardware lab environment. Key responsibilities: Own and manage day-to-day operation of the hardware lab supporting ASIC bring-up, EVB development, validation, and system debug. Ensure lab readiness for critical milestones such as silicon power-on, bring-up, qualification, and customer enablement. Provide hands-on technical support in the lab for EVB bring-up, debug, failure analysis Manage lab infrastructure, equipment, and resources including scopes, analyzers, power supplies, sockets, pogo pins, handlers, and automation tools. Coordinate lab usage and priorities across multiple projects and global teams. Work closely with cross-functional teams including board design, package, mechanical, thermal, SI/PI, test, production, and validation. Drive continuous improvement of lab processes, workflows, safety, and efficiency. Interface with external vendors and partners
Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.
Apply link verified; last checked Jun 13, 2026.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
Systems Engineer - (Execution) - Level 3/4
Northrop Grumman - United States-Alabama-Huntsville
-
Business Analyst (Top Secret cleared)
ICF International INC - Washington, DC
-
Engineering Project Specialist II (Full Time) - United State
Cisco - San Jose, California, US
-
Automation AI Ops Engineer
Cisco - 2 Locations