Hardware SI/PI Engineering Senior Technical Leader | SI/PI, PCB, Package, VNA, TDR, HFSS, ADS, Allegro, PAM4 SERDES | 12+ years, Bangalore
Cisco - Bangalore, India
Posted Jun 11, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified checked Jun 13, 2026
- Salary
- Not verified
- 401(k) match
- Reported from DOL Form 5500 industry filing (not employer-specific)
Was this benefit information wrong? Tell us.
Role
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Company
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Hardware SI/PI Engineering Senior Technical Leader | SI/PI, PCB, Package, VNA, TDR, HFSS, ADS, Allegro, PAM4 SERDES | 12+ years, Bangalore Bangalore, India Meet the Team At Cisco's Common Hardware Group (CHG), our Signal & Power Integrity (SI/PI) team is where physics meets innovation. We design and analyze the high-speed interconnects and power distribution networks that fuel Cisco's next-generation Switch, Router, and AI/ML platforms. We're looking for a Technical Lead, Signal & Power Integrity who's passionate about solving complex challenges across ASIC, package, PCB, and system levels, and who thrives at the intersection of deep technical problem-solving and hands-on mentorship. This role offers a chance to shape leading-edge networking and compute systems while working alongside some of the most talented engineers in the industry-system architects, ASIC designers, packaging experts, and fellow SI/PI specialists-driving ideas from simulation all the way to product launch. Your Impact Model and simulate high-speed links, including SerDes, IC package, and system interconnects Analyze and model power delivery networks and perform EM modeling of complex 3D structures Lead pre- and post-layout signal integrity analysis for both PCB and package designs Define stack-up strategy, PCB materials, and collaborate with vendors on DFM and manufacturability Write SI/PI design guidelines, test plans, and validation reports Support prototype bring-up, validation, and troubleshooting in the lab Partner closely with HW design, Mechanical, Power, EMC, and Diagnostics teams to deliver world-class hardware Mentor and guide junior SI/PI engineers, fostering a culture of learning and technical excellence Drive continuous improvement of simulation flows, design
Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.
Apply link verified; last checked Aug 10, 2026.
What verified means
Verified means a displayed claim has field-level provenance to a source FewerJobs pulled: a government or employer source, or the original job posting. Posting-sourced facts are employer-stated and are labeled separately from government records.
Related jobs
-
Hardware Engineering Technical Leader
Cisco - Bangalore, India
-
PE Signal Integrity
Rambus INC - Bangalore, KA, IN
-
Application Engineer, Embedded Hardware Engineer RF/Networking/ Wireless
Arrow Financial CORP - Bangalore, Karnataka
-
Sr Cisco Network Engineer
Unisys CORP - Bangalore, KA, India