ASIC Engineering Technical Leader | RTL Design Lead

Verified benefits

Parental leave

13 weeks

Non-birth-parent leave

13 weeks

Verified

Yes last checked unknown

Salary

Not disclosed

Market context

Median wage (BLS OEWS)

$66,396 national median

Projected growth (BLS Employment Projections)

+3.5% - Average

Matched to SOC 27-1024 - Design aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Where they hire

State eligibility is not yet verified.

About this role

ASIC Engineering Technical Leader | RTL Design Lead Bangalore, India Meet the Team Come join us and be part of the Cisco SiliconOne team and take part in crafting Cisco's

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.