ASIC Engineering Technical Lead :: DFT/MBIST/ATPG/Scan Insertion :: Exp 12+ Years

Verified benefits

Parental leave

13 weeks source

Non-birth-parent leave

13 weeks

Verified

Yes last checked unknown

Salary

Not disclosed

Where they hire

State eligibility is not yet verified.

About this role

ASIC Engineering Technical Lead :: DFT/MBIST/ATPG/Scan Insertion :: Exp 12+ Years Bangalore, India Meet the Team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a short excerpt and links to the source.