ASIC Design Verification Technical Leader

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

ASIC Design Verification Technical Leader Armenia This is a hybrid role with four days per week at Cisco's Yerevan office. Meet the team Join a dynamic group dedicated to ensuring robust test infrastructure for cutting-edge hardware solutions. Our team collaborates closely with design and product development teams, playing a pivotal role in the integration and validation of test logic throughout the development lifecycle. With a diverse mix of experienced engineers, the team thrives on innovation, problem-solving, and mutual support. The fast-paced, collaborative environment provides opportunities to learn and grow while working on industry-leading technologies. What's exciting is the chance to influence product quality and reliability at a foundational level. Your impact Drive comprehensive test planning and develop advanced test benches to ensure design integrity. Collaborate with cross-functional teams to integrate and validate test logic at every phase of implementation. Utilize scripting and debugging tools to streamline verification workflows and identify issues efficiently. Apply your expertise to optimize test processes and enhance product quality. Deliver critical verification solutions that directly impact the success and reliability of our products. Minimum qualifications Bachelor's or Master's Degree in Electrical or Computer Engineering or any related field. 7+ years of experience in design verification. Prior experience in test planning based on complex design specifications. Proficiency in testbench development using System Verilog. Debugging experience preferably using DVE and Verdi. Strong scripting skills with at least one of Tcl, Python and Perl. Knowledge of constrained-random verification and functional coverage. Knowledge of ASIC design flow and verification methodologies.

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.