Digital/FPGA Engineer Lead - Space

Verified benefits

Parental leave

6 weeks source

Non-birth-parent leave

6 weeks

Verified

Yes last checked unknown

Salary

$156K-$291K

Where they hire

State eligibility is not yet verified.

About this role

Digital/FPGA Engineer Lead - Space Tempe, Arizona About us One team. Global challenges. Infinite opportunities. At Viasat, we’re on a mission to deliver connections with the capacity to change the

Read the full description at careers-viasat.icims.com. FewerJobs shows a short excerpt and links to the source.