Sr Staff Digital IC Design

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 13, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$66,396 U.S. median for this role

Projected growth (BLS Employment Projections)

+3.5% - Average

Matched to SOC 27-1024 - Design aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Company stage

Public-company Verified - from the job posting source checked Jun 20, 2026

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Sr Staff Digital IC Design Cork, IE Essential Duties and Responsibilities include the following. Other duties may be assigned. Development of IC architectures. Design and specification of system blocks including RISC/ARM processors, DSP cores and communications interfaces. Specification and design of digital & mixed-signal sub-systems. Verification of design blocks at block-level, system-level and chip-level. Active participation in product and technology roadmap planning and implementation. Participation and leadership of design reviews for assigned areas of responsibility. FPGA prototyping and evaluation of power control schemes for real-world scenarios. Low power ASIC design - from concept through to post-layout evaluation. Chip integration, design synthesis, constraint development, timing closure & backend support. Design-For-Testability (DFT) including ATPG. Maintenance of engineering documents in accordance with quality processes. Structured tracking and implementation of design improvements. Support for test-engineering, product engineering and operations as well as participation in ATE data reviews, limit reviews and device yield analysis. Experience: Successful candidates will have most of the following: 7+ years of digital circuit design experience in ASIC/SOC environments. PhD, post-graduate or degree qualification in Electronic Engineering or similar. Experience and knowledge of power conversion. Verilog RTL coding, simulation and synthesis. Experience with FPGA prototyping. Digital Signal Processor and/or computational hardware design experience. Self-motivated, individual contributor with strong problem solving skills. Experience of working in wide-ranging roles and flexible environments. Excellent interpersonal and communications skills. The ability to work with cross-functional teams. Vishay offers a comprehensive suite of benefit programs designed to help you achieve your personal and professional goals. With

Read the full description at vishay.wd3.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.