FewerJobs.
All jobs

SI Simulation Engineer

Ubiquiti - Taipei

Posted May 19, 2026

Benefits

Parental leave
Not verified
Non-birth-parent leave
Not verified
Family-building benefits
  • Fertility benefits: Not verified
  • Adoption assistance: Not verified
  • Surrogacy assistance: Not verified
Mental health support
Not verified
Relocation assistance
Not verified
Childcare support
Not verified
Learning budget
Not verified
Verification
Not verified
Salary
Not verified
401(k) match
Not verified

Was this benefit information wrong? Tell us.

Schedule

Shift type
Not verified
Weekend work
Not verified

Application

Cover letter
Not verified
Assessment
Not verified
Deadline
Not stated

Where they hire

State eligibility is not yet verified.

About this role

SI Simulation Engineer Taipei About Ubiquiti At Ubiquiti Inc., we create technology platforms for Businesses, Smart Homes, and Internet Service Providers, driven by our goal to connect everyone, everywhere. To date, Ubiquiti has shipped over 100 million devices worldwide, from ISP networking products to next generation of IT solutions. Our growth is made possible by the dedicated team of hundreds behind the scenes. From software developers and product managers to designers and strategists, Team UI is driven to achieve our common goal: Rethinking IT. At Ubiquiti, you'll heighten your potential and broaden your horizons - all while shaping the future of connectivity. Responsibilities - Perform pre-layout and post-layout signal integrity simulation for high-speed interfaces, including DDR4/DDR5, PCIe Gen3-Gen5, and 100G/400G/800G Ethernet. - Evaluate channel loss, PCB material, stack-up, IC placement, and routing constraints during the early design stage. - Build and analyze end-to-end channel models, including PCB traces, vias, connectors, cables, packages, and IC models. - Optimize high-speed channel structures, including vias, anti-pads, connector launches, cables, and routing topology. - Analyze insertion loss, return loss, crosstalk, impedance discontinuity, jitter, eye diagram, and BER performance. - Define PCB layout guidelines and routing constraints for high-speed interfaces. - Work with EE, layout, mechanical, vendor, and validation teams to review designs and resolve SI issues. - Support simulation-to-measurement correlation using VNA, TDR, oscilloscope, BERT, or compliance test results. Qualifications - Bachelor's degree or above in Electrical Engineering, Electronics Engineering, or a related field. - 5+ years of experience in high-speed signal integrity simulation

Read the full description at job-boards.greenhouse.io. FewerJobs shows a source-linked preview and links to the original posting.

Apply at job-boards.greenhouse.io

Apply link not verified; last-live date unavailable.

What verified means

Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.

Related jobs