Electrical Engineer (UMI)
Physical Intelligence - San Francisco, California, United States
Posted May 16, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified
- Salary
- Not verified
- 401(k) match
- Not verified
Was this benefit information wrong? Tell us.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Electrical Engineer (UMI) San Francisco, California, United States Who we are Physical Intelligence is bringing general-purpose AI into the physical world. We are a team of engineers, scientists, roboticists, and company builders developing foundation models and learning algorithms to power the robots of today and the physically-actuated devices of the future. The team This role is part of the hardware team, but will involve deep collaboration with the embedded firmware team and the robot software engineering (runtime) team. In this role you will: - Drive Hardware Architecture: Lead the electrical design of devices crucial to PI's data collection, from component selection (SoCs, Sensors, PMICs) to final PCBA. - Imaging System Design: Lead the hardware integration of high-resolution image sensors, ensuring clean power rails and high-speed data paths (MIPI) for optimal image quality. - Wireless Hardware Integration: Design and optimize RF front-ends for wireless modules, focusing on antenna placement, signal range, and power consumption. - Schematic & Layout: Take full ownership of schematics and supervise/execute PCB layouts for complex, space-constrained enclosures. - Hardware Validation: Design and execute test plans to identify hardware bugs, signal integrity issues, and thermal bottlenecks. - DFM/DFT: Work with manufacturing partners to ensure designs are optimized for high-yield assembly (Design for Manufacturing) and comprehensive on-line testing (Design for Test). - Power Optimization: Analyze and optimize the hardware-level power consumption for battery-operated devices, and assist with thermal testing and validation of the devices. What we hope you'll bring: In addition to 3-7 years of experience in hardware design
Read the full description at jobs.ashbyhq.com. FewerJobs shows a source-linked preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
Systems Engineer - (Execution) - Level 3/4
Northrop Grumman - United States-Alabama-Huntsville
-
Business Analyst (Top Secret cleared)
ICF International INC - Washington, DC
-
Engineering Project Specialist II (Full Time) - United State
Cisco - San Jose, California, US
-
Automation AI Ops Engineer
Cisco - 2 Locations