Materials science intern
PatSnap - Singapore
Posted Apr 30, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified
- Salary
- Not verified
Was this benefit information wrong? Tell us.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Materials science intern Singapore We are seeking a detail-oriented candidate to structure and curate semiconductor process knowledge. You will translate complex technical content into standardised insights and collaborate cross-functionally to enhance data quality. We are seeking a detail-oriented candidate to structure and curate semiconductor process knowledge. You will translate complex technical content into standardised insights and collaborate cross-functionally to enhance data quality. Key Responsibilities: - Distill and author standardized Process Skills from annotated data and patent texts, covering process objectives, flow steps, key parameters, control points, common defects, alternative solutions, and evolution paths. - Participate in building a Semiconductor Process Knowledge Graph, mapping relationships among processes, materials, equipment, devices, and performance metrics. - Assist in designing process retrieval and recommendation logic; optimize knowledge presentation formats (e.g., process cards, flowcharts, decision trees, comparison matrices). - Work closely with product managers and algorithm teams to define knowledge-base schemas, quality standards, and update mechanisms. - Track cutting-edge semiconductor process trends (e.g., Advanced Packaging, GAA transistors, novel memory devices, power semiconductors) and continuously enrich knowledge content. Requirements: - Currently enrolled in a Bachelor's degree or higher in Materials Science and Engineering (or a related field such as Electrical or Chemical Engineering), with a solid understanding of semiconductor materials and processes. - Excellent technical writing and knowledge distillation skills; adept at abstracting complex process logic into clear, reusable, structured entries. - Familiar with full semiconductor flows (FEOL/BEOL) or a specific segment (logic, memory, advanced packaging, compound semiconductors). - Rigorous logical thinking; basic understanding of information
Read the full description at jobs.lever.co. FewerJobs shows a source-linked preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
ASIC Design Verification Engineer I Intern - United States
Cisco - Maynard, Massachusetts, US
-
2026 Global Business Development Intern - Falls Church VA
Northrop Grumman - 2 Locations
-
Junior Environmental Scientist
Onterris INC - USA-AR-Little Rock- Northshore Dr
-
Engineer/Scientist - Intern
Onterris INC - USA-NY-Rochester