Principal Device Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

$142K-$191K From the posting source checked Jun 20, 2026

401(k) match

Not verified

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

43% above the BLS role benchmark for software engineering aggregate.

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Engineering From the posting source checked Jun 20, 2026

Seniority

Principal From the posting source checked Jun 20, 2026

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Company stage

Public-company From the posting source checked Jun 20, 2026

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Principal Device Engineer Carlsbad, CA, US; Irvine, CA, US Responsibilities MaxLinear is seeking a Principal Device Engineer to join our team. In this role, you will focus on the following: R & D in semiconductor device engineering, especially in device characterization for both RF/analog & digital applications, analysis on device/interconnect variability and reliability, and development of SPICE models and PDK Test structure design for device layout/structure optimization and PDK development for advanced CMOS, SiGe BiCMOS, and HV/BCD technologies Electromagnetic & thermal (including self-heating effect) analysis and SPICE model parameter extraction for active/passive devices, metal interconnects, and substrates Collaborate with internal IC design & DEA/CAD groups to develop & improve PDK and foundation Ips Collaborate with technology teams at Foundries to review and analyze process technology, device characterization, and device reliability data Contribute to generating semiconductor device & PDK development plans and take ownership of project execution Qualifications Deep understanding of semiconductor device physics, electromagnetic theory, circuit design, and advanced process technology (Fin/GAA-FET CMOS, SiGe BiCMOS, & HV/BCD process) Experience in semiconductor device design and characterization, device modeling for SPICE simulation, high-frequency measurements, and electromagnetic simulation Excellent communication, presentation, and documentation skills Strong ownership to lead engineering projects BS in Electrical Engineerin

Read the full description at careersus-maxlinear.icims.com. FewerJobs shows a preview and links to the original posting.