Design Verification Eng Graduate Intern
Intel - 2 Locations
Posted Apr 17, 2026
Verified benefits
- Parental leave
- 12 weeks source
- Non-birth-parent leave
- 12 weeks
- Verified
- Yes last checked unknown
- Salary
- Not disclosed
Market context
- Median wage (BLS OEWS)
- $66,396 national median
- Projected growth (BLS Employment Projections)
- +3.5% - Average
Matched to SOC 27-1024 - Design aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Where they hire
State eligibility is not yet verified.
About this role
Design Verification Eng Graduate Intern 2 Locations Design Verification Eng Graduate Intern /job/PRC-Shanghai/Design-Verification-Eng-Graduate-Intern_JR0283092 2 Locations Posted 19 Days Ago
Read the full description at intel.wd1.myworkdayjobs.com. FewerJobs shows a short excerpt and links to the source.
Related jobs
-
Intern- Integrated Production Services Design
Ametek - Location not specified
-
Intern - Mixed-Signal Design Engineer
Ametek - Location not specified
-
Junior UX Designer
Motorola Solutions - Uxbridge, UK (ZUK131)
-
ASIC Design Verification Engineer I Intern - United States
Cisco - Maynard, Massachusetts, US