CPU Formal Verification Engineer

Verified benefits

Parental leave

12 weeks source

Non-birth-parent leave

12 weeks

Verified

Yes last checked unknown

Salary

Not disclosed

Market context

Median wage (BLS OEWS)

$116,543 national median

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Where they hire

State eligibility is not yet verified.

About this role

CPU Formal Verification Engineer 5 Locations CPU Formal Verification Engineer /job/US-Oregon-Hillsboro/CPU-Formal-Verification-Engineer_JR0281438 5 Locations Posted 30+ Days Ago

Read the full description at intel.wd1.myworkdayjobs.com. FewerJobs shows a short excerpt and links to the source.