Senior Silicon Engineer - P and D- (gCPU), Design Verification (multiple openings)

Verified benefits

Parental leave

18 weeks source

Non-birth-parent leave

18 weeks

Verified

Yes last checked 2026-05-07

Salary

$181K-$237K

401(k) match

Not verified

Market context

Median wage (BLS OEWS)

$66,396 national median

Projected growth (BLS Employment Projections)

+3.5% - Average

215% above the BLS national median for design aggregate.

Matched to SOC 27-1024 - Design aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Where they hire

State eligibility is not yet verified.

About this role

Senior Silicon Engineer - P and D- (gCPU), Design Verification (multiple openings) Portland, OR, USA Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power

Read the full description at www.google.com. FewerJobs shows a source-linked preview and links to the original posting.