CPU Design Integration Engineer, Google Cloud

Benefits

Parental leave

Not verified not verified - source not recorded

Non-birth-parent leave

Not verified not verified - source not recorded

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Source-linked last checked May 7, 2026

Salary

Not verified

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked May 7, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

CPU Design Integration Engineer, Google Cloud Haifa, Israel; +1 more Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. The ML, Systems, and Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world. We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud's Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers. Define and implement solutions for design, integration and verification problems using in-house and external technical solutions or tools. Involve in project development and convergence with the highest quality, agreement with issues as they arise through design and implementation, or equivalent relevant experience. Connect between RTL design, physical design, DFT, external IPs and SoC while maintaining project priorities. Maintain project infrastructure and stability. Ensure chip quality by implementing best practices and implementing quality control measures. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, a related field, or equivalent practical

Read the full description at www.google.com. FewerJobs shows a source-linked preview and links to the original posting.