Software Engineer - Silicon One Compiler Team

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Software Engineer - Silicon One Compiler Team Tel Aviv-Yafo, Israel Cisco Silicon One is seeking an experienced and highly motivated C++ Software Engineer to join the Compiler team of our Network Technology R&D organization , contributing directly to the evolution of next-generation networking products. Meet the Team Our team builds firmware, SDKs, simulators, and compilers for the Cisco Silicon One™ architecture - the industry's first routing and switching silicon architecture unifying networking across all layers. You will work on pioneering technology that powers the future of the Internet. You will be part of a global team working on the newest generation of Cisco silicon, which will be integrated across the entire portfolio of Cisco devices. You will collaborate with worldwide distributed R&D centers , gaining exposure to some of the most talented engineers in the networking industry. We look for people who love technology and engineering-people who thrive on innovation, continuous learning, and challenging what's possible. Your Impact Design, implement, and test a state-of-the-art optimizing compiler for Cisco Silicon One™ Evaluate and optimize code performance, including debugging, code generation improvements, and pipeline analysis Develop, optimize, and enhance the compiler backend to fully leverage cutting-edge hardware capabilities Solve complex resource management challenges across hardware pipelines Design and implement new P4 language features that empower network application developers Build and maintain the compiler toolchain for custom networking applications Contribute to libraries, analysis tools, and supporting infrastructure Collaborate with cross-functional hardware and software teams Work closely with ASIC engineers on next-generation IC design,

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.