Senior RTL Design Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior RTL Design Engineer Armenia This is a hybrid role with four days per week at Cisco's Yerevan office. Meet the Team Join the Silicon One Team at Cisco in Armenia, a group at the forefront of developing Cisco's groundbreaking silicon architecture. We are a collaborative unit focused on pushing the boundaries of ASIC design for advanced process nodes. As part of our team, you will contribute to defining innovative Physical Design methodologies and creating robust flows essential for developing our complex chips. You will also have the opportunity to work firsthand with the Physical Design of intricate chip partitions. Your Impact This role offers a unique chance to shape the future of networking innovation within Cisco Silicon One. As a key technical leader, you will drive next-generation silicon architecture development, guide your team in delivering solutions that power advanced global networks, and lead collaboration across multiple teams. You will mentor engineers and influence physical design strategies that set new industry standards. Your expertise will be critical to the successful delivery and continuous improvement of Cisco's most advanced silicon solutions. Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification. Sub-system/SoC integration and verification. Review/enhancement of RTL codes. Improve flows and methodologies to streamline IP/SoC development and integration. Work closely with the verification team for complex debugs to resolve verification failures. Close interaction with the physical design team to reach better physical design QoR. Minimum Qualifications 6+ years of industry experience in ASIC digital design.

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.