Embedded Software Engineer – (C/C++,Python,NPU)

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Embedded Software Engineer – (C/C++,Python,NPU) Bangalore, India Meet the Team You will join the Mass-Scale Infrastructure Group (MIG) Platform Forwarding team, responsible for the high-performance data plane software powering Cisco IOS XR platforms. We build and optimize forwarding systems that run on Cisco Silicon One (SiOne) Network Processing Units (NPUs), enabling the world's largest service provider networks. Our work sits at the hardware/software boundary, translating networking protocols into efficient NPU data plane implementations. We are modernizing embedded development using AI-assisted engineering practices to improve speed, quality, and scalability. Your Impact As a Software Engineer - NPU Data Plane & Forwarding, you will design and implement high-performance forwarding features for carrier-grade routers. You will: Develop Data Plane Features: Design and implement Layer 2 (EVPN, VPLS) and Layer 3 (SRv6, Segment Routing, MPLS, IPv4/v6) forwarding capabilities. Program NPUs: Translate protocol requirements into optimized NPU logic, including microcode and SDK integrations. Build Tunneling & Control Features: Implement and enhance TE-Tunnels, GRE, BFD, BGP Flowspec, ACLs, and slow-path handling. Optimize Performance: Profile and tune packet processing paths to meet strict latency and throughput targets. Debug Complex Systems: Perform deep troubleshooting across hardware and software layers using logs, core dumps, and packet traces. Embrace Modern Engineering Practices: Contribute to CI/CD workflows, structured code reviews, and leverage AI/LLM tools for code generation, testing, and analysis. This role is ideal for engineers experienced in embedded systems, high-speed packet processing, and carrier-grade routing platforms. Minimum Qualifications BS/MS in Computer Science, Electrical Engineering, or related field. 6-10 years of

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a source-linked preview and links to the original posting.