Staff Analog Circuit Designer
Broadcom - USA-CA San Jose Innovation Drive
Posted May 12, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified
- Salary
- Not verified
- 401(k) match
- Not verified
Was this benefit information wrong? Tell us.
Market context
- U.S. role benchmark (BLS OEWS)
- $66,396 U.S. median for this role
- Projected growth (BLS Employment Projections)
- +3.5% - Average
Matched to SOC 27-1024 - Design aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Company
- Equity
- Offered Verified - SEC 10-K source
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Staff Analog Circuit Designer USA-CA San Jose Innovation Drive posted: Posted 30+ Days Ago
Read the full description at broadcom.wd1.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has field-level provenance to a source FewerJobs pulled: a government or employer source, or the original job posting. Posting-sourced facts are employer-stated and are labeled separately from government records.
Related jobs
-
FPGA Design Engineer
Arrow Financial CORP - US-CA-San Jose, California
-
QA Tech
Vishay Precision Group INC - Columbus, NE
-
Associate Manager, Foundry Sales Operations
Samsung Semiconductor, Inc. - San Diego, California, United States (12265 El Camino Real)
-
ASIC Design Engineer
Cisco - San Jose, California, US