Hardware Engineering Operations / Manufacturing, AVP
Astera Labs - San Jose, California, United States
Posted Jun 4, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified checked Jun 7, 2026
- Salary
- Not verified
- 401(k) match
- Reported from DOL Form 5500 industry filing (not employer-specific)
Was this benefit information wrong? Tell us.
Market context
- U.S. role benchmark (BLS OEWS)
- $116,543 U.S. median for this role
- Projected growth (BLS Employment Projections)
- +9.8% - Much faster than average
Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Role
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Company
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Hardware Engineering Operations / Manufacturing, AVP San Jose, California, United States Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . AVP of Hardware Engineering Operations/Manufacturing Role Overview Astera Labs is scaling rapidly as the connectivity backbone of rack-scale AI infrastructure, and our hardware manufacturing footprint is scaling with it. Smart Cable Modules (SCM), Active Electrical Cables (AEC), evaluation boards, AI Chassis-class systems, and ODM-built products are central to how we deliver purpose-built connectivity at hyperscale. We're hiring an AVP of Hardware Engineering Operations/Manufacturing to bring focused, senior leadership to this growing function. This is a wide-ranging role spanning the full breadth of Astera Labs' hardware portfolio - from Smart Cable Modules to rack-scale chassis-based products. You'll own manufacturing strategy and execution across SCM, AEC, evaluation boards (SVB/EVB), AI Chassis-class systems, and ODM-built products such as switch trays and CEM cards. You'll be the primary leader partnering with our contract manufacturers across China and the rest of Asia, driving quality, capacity, cost, and time-to-market as we scale
Read the full description at job-boards.greenhouse.io. FewerJobs shows a preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has field-level provenance to a source FewerJobs pulled: a government or employer source, or the original job posting. Posting-sourced facts are employer-stated and are labeled separately from government records.
Related jobs
-
Advanced Hardware Engineer, Avionics
Honeywell - Phoenix, AZ, United States
-
Hardware Design Engineer(Einfochips Inc.)
Arrow Financial CORP - US-MA-Bedford-Massachusetts (Werfen)
-
ASIC Design Engineer (Onsite)
Cisco - San Jose, California, US
-
CAD Infrastructure Engineer
Rambus INC - San Jose, CA, US