FPGA Engineer Engineer (eInfochips)

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 7, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

FPGA Engineer Engineer (eInfochips) San Jose, California, United States of America Join our team as a Senior FPGA Engineer and drive innovation in high-speed FPGA design. Leverage your expertise in Verilog, ASICs, and industry-standard protocols to deliver cutting-edge solutions. Collaborate with top engineers, work onsite in San Jose or Austin, and make a real impact in advanced semiconductor technology.

Read the full description at arrow.wd1.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.