Wireless PHY Design Verification Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Wireless PHY Design Verification Engineer San Diego, United States of America Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization shaping next-gen wireless technology from concept through production. As a Wireless PHY Design Verification Engineer, you'll ensure first-time-right silicon success through sophisticated testbenches, comprehensive scenarios, and cutting-edge verification methodologies-enabling multi-gigabit wireless technology connecting the world! As a Wireless PHY Design Verification Engineer, you'll verify sophisticated WiFi PHY digital systems spanning time/frequency-domain processing, hardware acceleration, calibration engines, and protocol implementation. You'll architect verification strategies for high-rate, low-power, low-latency, and multi-link wireless features enabling advanced applications across Apple's product ecosystem. You'll own subsystem verification from test planning through coverage closure-building environments, constrained random scenarios, and applying analytics methodologies to deliver exceptional wireless silicon. Develop sophisticated UVM environments and bus functional models for complex DSP subsystems and IEEE 802.11 protocol. Own subsystem verification from test planning and environment bring-up through feature closure. Develop UVM testbench environments, bus functional models (BFMs), assertions, and infrastructure / DPIs to utilizing algorithm models. Architect and implement constrained random scenarios exercising complex protocol interactions. Apply data-driven verification closure through coverage tracking, issue tracking, gap identification, and metrics. Drive verification strategy with cross-functional Systems / Design teams to achieve coverage closure across complex domains. Minimum Qualifications: Minimum requirement of a bachelor's degree. Track record of several tapeout cycles of sophisticated designs. Experience verifying wireless, DSP, or digital communication systems. Knowledge of ASIC

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.