System High-Speed I/O Validation Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

System High-Speed I/O Validation Engineer Austin, United States of America This is a system-level validation role within the Mac and Data Center Hardware organization, focused on SerDes I/O validation across multiple platforms. You will be responsible for setting up and executing high-speed I/O validation, driving electrical compliance bring-ups, and stress testing I/Os in system environments while collecting and analyzing key metrics. The role also includes high-speed validation and electrical compliance testing of I/Os for form-factor systems, as well as validation of high-speed cables and fixtures. You will work closely with cross-functional teams including system signal integrity, silicon design, and system design to ensure robust and reliable I/O performance. If you have hands-on high-speed lab experience and are eager to grow your expertise in system-level signal integrity validation, we'd love to hear from you. In this role you will: Execute high-speed serial I/O validation across multiple platforms. Conduct high-speed electrical compliance testing and organize compliance data reports for comparison against specifications and approval by certified organizations. Troubleshoot and triage issues with compliance test hardware, fixtures, software, and the Device Under Test (DUT). Perform failure analysis and provide feedback to support iterative hardware design and software tunable improvements. Define and develop stress testing methodologies to identify design operating limits of serial I/Os post system integration. Validate high-speed fixtures, connectors, cables, and platforms I/Os. Develop Python-based scripts to automate data collection and accelerate validation workflows. Minimum Qualifications: M.S. or B.S. Degree with at least 2 years of lab work experience. Familiarity with different

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.