SoC UPF Methodology Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

SoC UPF Methodology Engineer Austin, United States of America Are you passionate about crafting solutions to intricate challenges? Join the Low Power group at Silicon Technologies and contribute to the development of cutting-edge technology and capabilities for low-power chip design. Your work will fuel Apple's next-generation chips! You'll play a crucial role in exploring AI/ML to design the workflow for the next generation of UPF. Additionally, you'll refine our existing UPF framework and ensure its seamless integration and rigorous verification across our mobile products. In this role, your main objective will be to enhance our Unified Power Format (UPF) methodologies, refining power intent specification, execution, and validation to support state- of-the-art mobile SOCs. Key responsibilities encompass: • Enhancing power intent coverage via advanced static and dynamic verification techniques. • Developing tailored UPF solutions to align with unique project requirements. • Overseeing UPF deployment and sign-off for frontend (FE) and place-and-route (P&R) stages. • Conducting thorough power intent assessments on custom circuitry. • Partnering with design and verification teams to troubleshoot and fix UPF-related workflow challenges. • Integrating AI/ML technologies to optimize UPF processes and methodologies. Minimum Qualifications: A minimum of a bachelor's degree in relevant field and a minimum of 10 years of relevant industry experience Preferred Qualifications: Expertise in UPF implementation and verification. Proficiency in scripting with languages like Python and Tcl. Understanding of CMOS power design principles. Experience applying AI/ML to coding and workflow optimization. Knowledge of multi-voltage static verification tools (e.g., VSILP/VCLP, CLP). Familiarity with the complete

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.