PLL Design Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

PLL Design Engineer Sunnyvale, United States of America We are seeking a highly skilled PLL Design Engineer to join our engineering team. The ideal candidate will possess strong analytical abilities, a passion for innovation, and extensive experience in designing and implementing PLL architectures and circuits. In this highly visible role, you will drive innovation within a silicon design group with a critical impact on getting functional products to hundreds of millions of customers quickly. Our team is responsible for all aspects of silicon development for cellular transceivers, with a particular emphasis on highly integrated and efficient designs and technologies that transform the user experience at the product level. You will utilize your virtuoso knowledge to design PLL Circuits and component blocks including some of the following: PLL, VCO, LO generation, Dividers, Charge Pumps, XTAL, and other RF/mixed-signal blocks. In addition to the above responsibilities, you will utilize your technical analysis skills to conduct transistor-level feasibility studies for new RF circuit architectures, as well as be responsible for simulation and modeling to design and develop analog and mixed signal solutions for next-generation wireless chips. As an PLL design engineer, you will be responsible for providing clocking solutions for cellular transceiver chips. Responsibilities include: Working with platform architects, system, and digital design groups to define the requirements for PLL and its sub-blocks based on the system requirements. Collaborating with the technology team on process selection for the target device. Driving transistor-level feasibility studies of RF/mixed-signal circuit blocks and architectures. Designing various component

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.