IC Package Design Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

IC Package Design Engineer Austin Metro Area, United States of America Our Packaging team defines, designs, and integrates advanced electronic packaging solutions for Apple's internal and custom components across products including iPhone, iPad, Mac, Apple Watch, and Apple TV. We're looking for a Package Design Engineer to drive the physical design and integration of advanced semiconductor packages across SoC, memory, RF, and cellular technologies. You will play a key role in shaping the architecture, scalability, and efficiency of next-generation products while advancing design methodologies through automation and AI. As a Package design engineer, you will lead advanced package architecture, drive next-generation package structure and configuration optimization, and own Package/SiP/module physical design from concept through tape-out. You will collaborate closely with cross-functional teams to deliver optimized SI/PI performance across a wide range of silicon technologies You are expected to leverage AI tools to enhance design efficiency, quality and performance. Perform physical layout of package substrates for diverse silicon, including System-on-Chip (SoC), Memory, RF, and cellular integrated circuits (ICs). Execute parasitic extraction (RLGC) and S-parameter modeling to validate that package designs meet Signal and Power Integrity (SI/PI) performance targets. Lead cross-functional collaboration on package feasibility and system co-optimization; align with Product Design on chip floorplan, System Architecture on package configuration, and Silicon/SIPI teams on electrical performance. Drive package design methodology improvements by evaluating new CAD tools and developing automated design and verification flows to enhance efficiency and streamline the release process. Minimum Qualifications: BS and 10+ years of relevant industry experience Preferred

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.