FewerJobs.
All jobs

ASIC Design and Integration Engineer

Apple - Beaverton, United States of America

Posted Apr 10, 2026

Benefits

Parental leave
Not verified
Non-birth-parent leave
Not verified
Family-building benefits
  • Fertility benefits: Not verified
  • Adoption assistance: Not verified
  • Surrogacy assistance: Not verified
Mental health support
Not verified
Relocation assistance
Not verified
Childcare support
Not verified
Learning budget
Not verified
Verification
Not verified last checked Jun 13, 2026
Salary
Not verified
401(k) match
Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type
Not verified
Weekend work
Not verified

Application

Cover letter
Not verified
Assessment
Not verified
Deadline
Not stated

Where they hire

State eligibility is not yet verified.

About this role

ASIC Design and Integration Engineer Beaverton, United States of America Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance and efficiency of Apple's products. You will work on cutting-edge technologies and collaborate with cross-functional teams to deliver groundbreaking solutions. Design and Development: Design, implementation, and verification of complex ASICs. Develop RTL using SystemVerilog and perform synthesis. Verification: Engage with simulation-based and formal verification teams to ensure robust design validation. Integration and Testing: Collaborate with hardware and software teams to integrate digital designs into complex SoCs. Timing and Power Analysis: Conduct timing analysis and power optimization to achieve PPA goals. Documentation and Reporting: Create detailed micro-architecture and design documentation. Minimum Qualifications: Minimum of BS + 3 years relevant industry experience Preferred Qualifications: Educational Background: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. Experience: 3+ years of proven experience in ASIC design, including RTL design and verification. Hands-on experience with ASIC design tools and methodologies is essential. Technical Skills: Proficiency in SystemVerilog, RTL design, synthesis, and timing analysis. Problem-Solving: Strong analytical and problem-solving skills. Collaboration: Excellent communication and teamwork skills, work effectively in cross-functional teams. Attention to Detail: Meticulous attention to detail and a commitment to delivering high-quality designs. Experience with high-speed I/O design and protocols. Knowledge of PCIe is a plus. Familiarity with custom ASIC design and FPGA prototyping. Hands on experience in

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.

Apply at jobs.apple.com

Apply link not verified; last-live date unavailable.

What verified means

Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.

Related jobs