Navitas Semiconductor jobs
0 matches, filter-driven and evidence-linked.
Filters
0 active
Remote, hybrid, onsite
State
Shift type
Weekend work
Country
Cover letter
Assessment
Salary type
Equity type
Family-building benefits
Benefit evidence
-
Semiconductor Assembler
NXP Semiconductors - Kuala LumpurIndexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Trades From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Assembler Kuala Lumpur posted: Posted 30+ Days Ago
-
Senior Hardware Verification Engineer
NXP Semiconductors - HyderabadIndexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Senior From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Hardware Verification Engineer Hyderabad posted: Posted 30+ Days Ago
-
CVD PM Machinist - Semiconductor Maintenance
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Trades From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedCVD PM Machinist - Semiconductor Maintenance Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Staff / Principal Semiconductor Device Engineer (FinFET Technologies)
NXP Semiconductors - HsinchuIndexed from Workday Benefit evidence checked May 7, 2026posted 64 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Data From the posting source - Staff Plus From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedStaff / Principal Semiconductor Device Engineer (FinFET Technologies) Hsinchu posted: Posted 3 Days Ago
-
CMP SEMICONDUCTOR EQUIPMENT TECHNICIAN
NXP Semiconductors - Austin (Ed Bluestein, Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedCMP SEMICONDUCTOR EQUIPMENT TECHNICIAN Austin (Ed Bluestein, Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Design Engineer (Teradyne, Costa Rica)
Teradyne - Semiconductor Design Engineer (Teradyne, Costa Rica)Indexed from Successfactors Benefit evidence checked May 7, 2026posted 61 days agoWhy we showed this
Title: semantic matchTitle: "semiconductor"+2
Unspecified Engineering From the posting source - Senior From the posting source Inferred from posting Verified parental leave: 4 wk Inferred from posting Verified non-birth-parent leave: 4 wk Salary not disclosed Inferred from posting Childcare support EquitySemiconductor Design Engineer (Teradyne, Costa Rica) Semiconductor Design Engineer (Teradyne, Costa Rica) We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world! We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive. Opportunity Overview We're looking for a highly experienced Senior Analog Layout Engineer to join our semiconductor design team. In this role, you will lead the physical layout and verification of complex analog and mixed-signal ASICs in advanced FinFET technologies, helping deliver the next generation of Teradyne's test and automation platforms. You'll collaborate closely with circuit designers, physical design engineers, and cross-functional partners to create high-quality, manufacturable layouts that meet demanding performance, reliability, and schedule targets. Key Responsibilities Lead the layout design and integration of complex analog and mixed-signal ASIC blocks using Cadence Virtuoso. Develop floorplans, placement, routing, and top-le
-
CVD PM Machinist - Semiconductor Maintenance Technician
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedCVD PM Machinist - Semiconductor Maintenance Technician Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician – Etch PM Machinist
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 82 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – Etch PM Machinist Chandler (Manufacturing) posted: Posted 21 Days Ago
-
Semiconductor Maintenance Technician – Etch PM Machinist
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – Etch PM Machinist Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician – Diffusion/Cleans
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – Diffusion/Cleans Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician - CVD
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 85 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician - CVD Chandler (Manufacturing) posted: Posted 24 Days Ago
-
Semiconductor Maintenance Technician – CMP Rebuild/PM Machinist
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – CMP Rebuild/PM Machinist Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician – Etch/Metals
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – Etch/Metals Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician – Etch/Metals
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 74 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – Etch/Metals Chandler (Manufacturing) posted: Posted 13 Days Ago
-
NVM Engineer
NXP Semiconductors - Kuala LumpurIndexed from Workday Benefit evidence checked May 7, 2026posted 76 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedNVM Engineer Kuala Lumpur posted: Posted 15 Days Ago
-
Semiconductor Maintenance Technician - Photo
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician - Photo Chandler (Manufacturing) posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician - CMP
NXP Semiconductors - Chandler (Manufacturing)Indexed from Workday Benefit evidence checked May 7, 2026posted 62 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician - CMP Chandler (Manufacturing) posted: Posted Yesterday
-
Senior Engineer - SoC Design Verification
NXP Semiconductors - PuneIndexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Senior From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Engineer - SoC Design Verification Pune posted: Posted 30+ Days Ago
-
Semiconductor Maintenance Technician – Machine Shop
NXP Semiconductors - Chandler (Office)Indexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Description: "semiconductor"Employer: "semiconductor"+3
Unspecified Engineering From the posting source - Mid From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSemiconductor Maintenance Technician – Machine Shop Chandler (Office) posted: Posted 30+ Days Ago
-
Senior Principal Engineer - SoC Design Verification
NXP Semiconductors - PuneIndexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Staff Plus From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Principal Engineer - SoC Design Verification Pune posted: Posted 30+ Days Ago
-
Senior Principle Engineer - SoC Design Verification
NXP Semiconductors - PuneIndexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Senior From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Principle Engineer - SoC Design Verification Pune posted: Posted 30+ Days Ago
-
Senior Analog IC Design F/M
NXP Semiconductors - CataniaIndexed from Workday Benefit evidence checked May 7, 2026posted 62 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Design From the posting source - Senior From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Analog IC Design F/M Catania posted: Posted Yesterday
-
Senior/Lead SoC Emulation Engineer
NXP Semiconductors - NoidaIndexed from Workday Benefit evidence checked May 7, 2026posted 90 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Senior From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior/Lead SoC Emulation Engineer Noida posted: Posted 29 Days Ago
-
Senior Engineer - SoC Design Engineering
NXP Semiconductors - PuneIndexed from Workday Benefit evidence checked May 7, 2026posted 92 days agoWhy we showed this
Employer: semantic matchEmployer: "semiconductor"+2
Unspecified Data From the posting source - Senior From the posting source Resolvable source Verified parental leave: 6 wksource Resolvable source Verified non-birth-parent leave: 6 wksource Salary not disclosed Equity Inferred from posting 401(k) reportedSenior Engineer - SoC Design Engineering Pune posted: Posted 30+ Days Ago
Take this list with you
Download the 0 matching jobs in any format - read offline, archive, or hand to an AI assistant with your resume to find the best fits.
Or email it to me instead
The AI-ready prompt is a pre-written question you can paste into Claude, ChatGPT, Gemini, or Perplexity along with your resume. We never see your resume; this happens in your AI client of choice.
AI agent reading directly? Same data lives at /api/jobs.json?q=Navitas+Semiconductor&verified_benefits_only=true.
See /llms.txt and /api/openapi.json for the full schema.