FewerJobs.

Intel jobs

709 matches, filter-driven and evidence-linked.

Reset
24 shown of 709

Benefit evidence

Source verified Inferred from posting Unknown provenance
Showing verified benefits
  • Intel Process Integration Engineer - (BE)

    Intel - 2 Locations
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 51 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Engineering - Mid Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Intel Process Integration Engineer - (BE) 2 Locations Intel Process Integration Engineer - (BE) /job/US-Oregon-Hillsboro/Intel-Process-Integration-Engineer----BE-_JR0282071 2 Locations Posted 16 Days Ago

  • Manufacturing Student Technician – Intel Contract Employee Ocotillo Technology Fabrication (OTF)

    Intel - US, Arizona, Phoenix
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 55 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Operations - Entry Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave $52K-$200K Equity Source verified 401(k) matchsource

    Manufacturing Student Technician – Intel Contract Employee Ocotillo Technology Fabrication (OTF) US, Arizona, Phoenix Manufacturing Student Technician – Intel Contract Employee Ocotillo Technology Fabrication (OTF) /job/US-Arizona-Phoenix/Manufacturing-Student-Technician---Intel-Contract-Employee-Ocotillo-Technology-Fabrication--OTF-_JR0282784 US, Arizona, Phoenix Posted

  • Intel Process Integration Engineer - (FE)

    Intel - 2 Locations
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 51 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Engineering - Mid Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Intel Process Integration Engineer - (FE) 2 Locations Intel Process Integration Engineer - (FE) /job/US-Oregon-Hillsboro/Intel-Process-Integration-Engineer----FE-_JR0282070 2 Locations Posted 16 Days Ago

  • Head of Government Affairs - Intel Costa Rica

    Intel - Costa Rica, San Jose
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 50 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Other - Senior Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Head of Government Affairs - Intel Costa Rica Costa Rica, San Jose Head of Government Affairs - Intel Costa Rica /job/Costa-Rica-San-Jose/Head-of-Government-Affairs---Intel-Costa-Rica_JR0283023-1 Costa Rica, San Jose Posted 15 Days Ago

  • Practical Engineering Student for Intel Kiryat Gat

    Intel - Israel, Kiryat-Gat
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 42 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office +2 openings across 1 locations Operations - Entry Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    Practical Engineering Student for Intel Kiryat Gat Israel, Kiryat-Gat Practical Engineering Student for Intel Kiryat Gat /job/Israel-Kiryat-Gat/Practical-Engineering-Student-for-Intel-Kiryat-Gat_JR0283596 Israel, Kiryat-Gat Posted 7 Days Ago

  • Intel Foundry Module Development Engineer

    Intel - US, Oregon, Hillsboro
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 65 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Engineering - Senior Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave $134K-$255K Equity Source verified 401(k) matchsource

    Intel Foundry Module Development Engineer US, Oregon, Hillsboro Intel Foundry Module Development Engineer /job/US-Oregon-Hillsboro/Intel-Foundry-Module-Development-Engineer_JR0282072 US, Oregon, Hillsboro Posted 30 Days Ago

  • Mechanical\Materials\Chemical Engineering Student for Intel Kiryat Gat

    Intel - Israel, Kiryat-Gat
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 66 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Engineering - Entry Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Mechanical\Materials\Chemical Engineering Student for Intel Kiryat Gat Israel, Kiryat-Gat Mechanical\Materials\Chemical Engineering Student for Intel Kiryat Gat /job/Israel-Kiryat-Gat/Mechanical-Materials-Chemical-Engineering-Student-for-Intel-Kiryat-Gat_JR0281070 Israel, Kiryat-Gat Posted 30+ Days Ago

  • Supply Chain Planning Analyst - Intel Contract Employee

    Intel - 4 Locations
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 36 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Operations - Entry Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave $52K-$200K Equity Source verified 401(k) matchsource

    Supply Chain Planning Analyst - Intel Contract Employee 4 Locations Supply Chain Planning Analyst - Intel Contract Employee /job/US-Arizona-Phoenix/Supply-Chain-Planning-Analyst---Intel-Contract-Employee_JR0283561 4 Locations Posted Yesterday

  • Senior Capture Manager - National Solutions (Intel)

    Leidos - Reston, VA
    Indexed from Workday Benefits verified Jun 4, 2026 Comp disclosed
    posted 43 days ago

    Why we showed this

    Description: "intel"Title: "intel"
    +3

    Senior Capture Manager - National Solutions (Intel) Reston, VA Senior Capture Manager - National Solutions (Intel) /job/Reston-VA/Senior-Capture-Manager---National-Solutions--Intel-_R-00175087 Reston, VA Posted 8 Days Ago

  • Intel Foundry Data Steward/Scientist

    Intel - 5 Locations
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 66 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Data - Mid Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Intel Foundry Data Steward/Scientist 5 Locations Intel Foundry Data Steward/Scientist /job/US-California-Folsom/Intel-Foundry-Data-Steward-Scientist_JR0282283 5 Locations Posted 30+ Days Ago

  • Intel Foundry Advanced Device Development Engineer

    Intel - 2 Locations
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 66 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Engineering - Mid Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Intel Foundry Advanced Device Development Engineer 2 Locations Intel Foundry Advanced Device Development Engineer /job/Taiwan-Taipei/Intel-Foundry-Advanced-Device-Development-Engineer_JR0281657 2 Locations Posted 30+ Days Ago

  • Senior Yield Development Engineer - Intel Foundry

    Intel - 2 Locations
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 57 days ago

    Why we showed this

    Description: "intel"Employer: "intel"
    +4
    Onsite - 5d office Engineering - Senior Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave $134K-$255K Equity Source verified 401(k) matchsource

    Senior Yield Development Engineer - Intel Foundry 2 Locations Senior Yield Development Engineer - Intel Foundry /job/US-Oregon-Hillsboro/Senior-Yield-Development-Engineer---Intel-Foundry_JR0282073-1 2 Locations Posted 22 Days Ago

  • Senior CIRT / Threat Intel Analyst

    S&P Global - 8 Locations
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 65 days ago

    Why we showed this

    Description: "intel"Title: "intel"
    +3
    Onsite - 5d office +3 openings across 3 locations Operations - Senior Source verified 26 wk leavesource Source verified 26 wk non-birth leavesource $100K-$185K Source verified 401(k) matchsource

    Senior CIRT / Threat Intel Analyst 8 Locations Senior CIRT / Threat Intel Analyst /job/New-York-NY/Senior-CIRT---Threat-Intel-Analyst_327650-1 8 Locations Posted 30 Days Ago

  • Senior Cloud Software Development Engineer

    Intel - 2 Locations
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 49 days ago

    Why we showed this

    Employer: "intel"Employer: semantic match
    +2
    Onsite - 5d office Engineering - Senior Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave $129K-$245K Equity Source verified 401(k) matchsource

    Senior Cloud Software Development Engineer 2 Locations Senior Cloud Software Development Engineer /job/US-Oregon-Hillsboro/Senior-Cloud-Software-Development-Engineer_JR0280271 2 Locations Posted 14 Days Ago

  • Senior Middleware Development Engineer

    Intel - 2 Locations
    Indexed from Workday Benefits verified Jun 7, 2026 Comp disclosed
    posted 66 days ago

    Why we showed this

    Employer: "intel"Employer: semantic match
    +2
    Onsite - 5d office Engineering - Senior Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave $150K-$285K Equity Source verified 401(k) matchsource

    Senior Middleware Development Engineer 2 Locations Senior Middleware Development Engineer /job/US-Oregon-Hillsboro/Senior-Middleware-Development-Engineer_JR0279083-1 2 Locations Posted 30+ Days Ago

  • Logic Design Engineer, CPU Core

    Nvidia - Israel, Yokneam
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 37 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office Engineering - Mid Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    Logic Design Engineer, CPU Core Israel, Yokneam Logic Design Engineer, CPU Core /job/Israel-Yokneam/Logic-Design-Engineer--CPU-Core_JR2015261 Israel, Yokneam Posted 2 Days Ago

  • Senior Logic Design Engineer, CPU Core

    Nvidia - Israel, Yokneam
    Indexed from Workday Benefits verified Jun 7, 2026
    posted 66 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office Engineering - Senior Unknown provenance 12 wk leave Unknown provenance 12 wk non-birth leave Salary not disclosed Equity Source verified 401(k) matchsource

    Senior Logic Design Engineer, CPU Core Israel, Yokneam Senior Logic Design Engineer, CPU Core /job/Israel-Yokneam/Senior-Logic-Design-Engineer--CPU-Core_JR2015264 Israel, Yokneam Posted 30+ Days Ago

  • CPU Processor Performance Verification Engineer

    Apple - Santa Clara, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 56 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +6 openings across 1 locations Engineering - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Processor Performance Verification Engineer Santa Clara, United States of America

  • CPU Processor Power Management Verification Engineer

    Apple - Santa Clara, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 56 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +6 openings across 1 locations Engineering - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Processor Power Management Verification Engineer Santa Clara, United States of America

  • CPU Performance Engineer, Platform Architecture

    Apple - Austin, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 46 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +4 openings across 1 locations Other - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Performance Engineer, Platform Architecture Austin, United States of America

  • CPU Full Chip Physical Integration Engineer

    Apple - Austin, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 49 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +4 openings across 1 locations Engineering - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Full Chip Physical Integration Engineer Austin, United States of America

  • CPU Performance Architect, Platform Architecture

    Apple - Austin, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 42 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +2 openings across 1 locations Other - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Performance Architect, Platform Architecture Austin, United States of America

  • CPU Implementation Engineer

    Apple - Austin, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 40 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +14 openings across 3 locations Other - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Implementation Engineer Austin, United States of America

  • CPU Power Management Microarchitect/RTL Engineer

    Apple - Santa Clara, United States of America
    Indexed from Apple Custom Benefits verified Jun 7, 2026
    posted 56 days ago

    Why we showed this

    Title: semantic matchRole: semantic match
    +2
    Onsite - 5d office +4 openings across 2 locations Other - Mid Unknown provenance 6 wk leave Unknown provenance 6 wk non-birth leave Salary not disclosed Source verified 401(k) matchsource

    CPU Power Management Microarchitect/RTL Engineer Santa Clara, United States of America

Take this list with you

Download the 709 matching jobs in any format - read offline, archive, or hand to an AI assistant with your resume to find the best fits.

Or email it to me instead

The AI-ready prompt is a pre-written question you can paste into Claude, ChatGPT, Gemini, or Perplexity along with your resume. We never see your resume; this happens in your AI client of choice.

AI agent reading directly? Same data lives at /api/jobs.json?q=Intel&quality=all&verified_benefits_only=true. See /llms.txt and /api/openapi.json for the full schema.

0 selected