FewerJobs.

Cadence Design Systems, Inc. jobs

394 matches, filter-driven and evidence-linked.

Reset
Showing 394 high-confidence listings. 0 additional listings are hidden by default. Show all
24 shown of 394

Benefit evidence

Resolvable source Inferred from posting Unknown provenance
Only verified benefits
  • Frontend Engineer

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "cadence"Employer: "inc"
    +2
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Frontend Engineer SHANGHAI posted: Posted 30+ Days Ago

  • Product Engineering Architect

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 65 days ago

    Why we showed this

    Employer: "cadence"Employer: "systems"
    +2
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Product Engineering Architect 2 Locations posted: Posted 4 Days Ago

  • Sales Representative

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "design"Employer: "inc"
    +2
    Unspecified Sales From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Sales Representative YOKOHAMA posted: Posted 30+ Days Ago

  • Application Engineer

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "design"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Application Engineer YOKOHAMA posted: Posted 30+ Days Ago

  • Software Architect

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "inc"Employer: "design"
    +2
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Software Architect BANGALORE posted: Posted 30+ Days Ago

  • Solutions Engineer II

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 62 days ago

    Why we showed this

    Description: "inc"Employer: "inc"
    +4
    Unspecified Data From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Solutions Engineer II HSINCHU posted: Posted Yesterday

  • Hardware Engineer- System-Level Design | High-Speed Interfaces | 8–10 Years

    Cisco - Bangalore, India
    Indexed from Workday Benefit evidence checked Jun 13, 2026
    posted 92 days ago

    Why we showed this

    Description: "cadence"Description: "inc"
    +3
    Unspecified Engineering From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Hardware Engineer- System-Level Design | High-Speed Interfaces | 8–10 Years Bangalore, India Meet the Team We are part of Cisco's Common Hardware Group, specializing in hardware system development for Service Provider routers. Our team focuses on delivering high-quality, power-efficient hardware using advanced SERDES technology at industry-leading bit rates. We manage the entire hardware lifecycle-from definition and design to qualification, release, and sustaining-collaborating with internal teams and vendors to address complex challenges. Your Impact Capture schematics using Cadence/Allegro Collaborate with ASIC, FPGA, and Software teams for hardware bring-up Support for product qualification Debug issues in the lab and analyze system logs Support cross-functional teams for product sustaining Minimum Qualifications Bachelors/master's in Electrical or Electronics Engineering 8-10 years' experience in system level development preferably in the server/computer/network industry Experience in Ethernet, high speed SERDES (>25G) interfaces, high speed design and signal integrity Experience in X86 architecture, and a very good understanding of control interfaces such as PCIe, MDIO, SPI, I2C Experience in designing with DDR5 and SSD memory devices Hands on board design knowledge, familiar with design tools including Cadence Concept and Allegro Experience with hardware bring up and design validation of products Prior experience with shipping products in troubleshooting field issues and Failure Analysis Preferred Qualifications Knowledge on the signal integrity and system thermal design Basic scripting skill for test automation Good English written and verbal communications. Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating

  • Sr. Product Engineering Architect

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 71 days ago

    Why we showed this

    Employer: "systems"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Sr. Product Engineering Architect SAN JOSE posted: Posted 10 Days Ago

  • Facilities Specialist

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 79 days ago

    Why we showed this

    Description: "inc"Employer: "design"
    +4
    Unspecified Operations From the posting source - Mid From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Facilities Specialist HSINCHU posted: Posted 18 Days Ago

  • Facilities Manager

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 84 days ago

    Why we showed this

    Employer: "inc"Employer: "design"
    +2
    Unspecified Operations From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Facilities Manager YOKOHAMA posted: Posted 23 Days Ago

  • Senior Allegro PCB Layout AE

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 91 days ago

    Why we showed this

    Employer: "design"Employer: "cadence"
    +2
    Unspecified Other - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Senior Allegro PCB Layout AE SAN JOSE posted: Posted 30 Days Ago

  • AI Senior Staff Systems Engineer

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Description: "systems"Employer: "design"
    +4
    Unspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    AI Senior Staff Systems Engineer SAN JOSE posted: Posted 30+ Days Ago

  • Lead Hardware Engineer - DFT IP R&D

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "systems"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Lead Hardware Engineer - DFT IP R&D 2 Locations posted: Posted 30+ Days Ago

  • Intern: Application Engineering - Digital Verification & Simulation/VIP

    Cadence Design Systems, Inc. - BELO HORIZONTE
    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 64 days ago

    Why we showed this

    Employer: "design"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Entry From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Intern: Application Engineering - Digital Verification & Simulation/VIP BELO HORIZONTE posted: Posted 3 Days Ago

  • SerDes IP Systems Engineering Director

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Description: "systems"Employer: "design"
    +4
    Unspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    SerDes IP Systems Engineering Director SAN JOSE posted: Posted 30+ Days Ago

  • RTL2GDS, Principal AE

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 61 days ago

    Why we showed this

    Description: "inc"Employer: "cadence"
    +4
    Unspecified Other - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    RTL2GDS, Principal AE SAN JOSE posted: Posted Today

  • Sr. Principal Product Engineer, RTL-GDSII

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 64 days ago

    Why we showed this

    Employer: "systems"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Sr. Principal Product Engineer, RTL-GDSII AUSTIN posted: Posted 3 Days Ago

  • Intern SSG

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "inc"Employer: "cadence"
    +2
    Unspecified Other - Entry From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Intern SSG CORK 01 posted: Posted 30+ Days Ago

  • Application Engineer Manager – Formal Verification and Functional Simulation

    Cadence Design Systems, Inc. - BELO HORIZONTE
    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "systems"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Application Engineer Manager – Formal Verification and Functional Simulation BELO HORIZONTE posted: Posted 30+ Days Ago

  • SoC, Foundry, Strategic Business Development Director

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "systems"Employer: "design"
    +2
    Unspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    SoC, Foundry, Strategic Business Development Director SAN JOSE posted: Posted 30+ Days Ago

  • Intern - Verification Application Engineer

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 69 days ago

    Why we showed this

    Employer: "design"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Entry From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Intern - Verification Application Engineer PETAH TIKVA posted: Posted 8 Days Ago

  • Signal and Power Integrity Principal Application Engineer

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 85 days ago

    Why we showed this

    Employer: "systems"Employer: "cadence"
    +2
    Unspecified Data From the posting source - Staff Plus From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Signal and Power Integrity Principal Application Engineer SAN JOSE posted: Posted 24 Days Ago

  • Lead Solutions Engineer: SI/PI/Thermal Analysis

    Cadence Design Systems, Inc. - BELO HORIZONTE
    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 92 days ago

    Why we showed this

    Employer: "cadence"Employer: "design"
    +2
    Unspecified Data From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Lead Solutions Engineer: SI/PI/Thermal Analysis BELO HORIZONTE posted: Posted 30+ Days Ago

  • Digital Verification, Sr Account Technical Executive II

    Indexed from Workday Benefit evidence checked Jun 7, 2026
    posted 72 days ago

    Why we showed this

    Employer: "cadence"Employer: "systems"
    +2
    Unspecified Engineering From the posting source - Senior From the posting source Salary not disclosed Equity Inferred from posting 401(k) reported

    Digital Verification, Sr Account Technical Executive II SAN JOSE posted: Posted 11 Days Ago

Take this list with you

Download the 394 matching jobs in any format - read offline, archive, or hand to an AI assistant with your resume to find the best fits.

Or email it to me instead

The AI-ready prompt is a pre-written question you can paste into Claude, ChatGPT, Gemini, or Perplexity along with your resume. We never see your resume; this happens in your AI client of choice.

AI agent reading directly? Same data lives at /api/jobs.json?page=5&q=Cadence+Design+Systems%2C+Inc.. See /llms.txt and /api/openapi.json for the full schema.