APAC Algo Trading Low Latency FPGA/C++ Developer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Engineering From the posting source checked Jun 20, 2026

Seniority

Mid From the posting source checked Jun 20, 2026

Work mode

Hybrid From the posting source checked Jun 20, 2026

In-office days

2 days From the posting source checked Jun 20, 2026

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

APAC Algo Trading Low Latency FPGA/C++ Developer Join a high-performance team building ultra-low latency trading systems where nanoseconds matter. You'll design and implement a trading rules engine for real-time controls using a hybrid of FPGA hardware and high-performance C++, enabling deterministic execution and rapid interaction with the markets. • Design and implement real-time trading rules and risk checks using FPGA (Verilog/VHDL) or C++. • Architect cycle-accurate FPGA designs and high-speed network interfaces (10/25/40/100GbE, RoCEv2) is preferred. • Build simulation and verification frameworks for FPGA reliability. • Drive full FPGA design flow (synthesis, place & route, timing closure). • Interface C++ applications with FPGA hardware for real-time orchestration. • Implement lock-free data structures and concurrency control in Linux. • Build low-latency network apps using kernel bypass (e.g., Rivermax). • Analyze system performance and resolve latency bottlenecks. • Collaborate with global IT, Quants, and Traders across asset classes. • Provide Level 3 support for production systems.

Read the full description at jobs.ubs.com. FewerJobs shows a preview and links to the original posting.