Senior System Debug Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Engineering From the posting source checked Jun 20, 2026

Seniority

Senior From the posting source checked Jun 20, 2026

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Company stage

Public-company From the posting source checked Jun 20, 2026

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior System Debug Engineer Country Taiwan | City Bade Job Req ID: 27425 Job Summary: We are looking for a Sr. System Debug Engineer to debug and to support customer and other internal deparmtnets for solving puter system issues. In this role, you will work with other departments and provide solutions for the issues and product quality improvement. The ideal candidate should be familiar with Intel low level debugging. Experience using Intel Target Probe (ITP) tool is a plus. Essential Duties and Responsibilities: Diagnose the root cause of server system failures and isolate the components/failure nodes Interface with RD, System teams, and customer support to improve Supermicro products quality in early DVT/PVT stage Develop and publish test reports and communicate findings to other team members Using software to improve testing techniques / procedures for analyzing system failure data efficiently Support product technology know-how & troubleshooting skills transfer to Production from PVT to MP stage Qualifications: Bachelor of Science in Electrical Engineering with minimum 7 years of working experience preferred Proficient in Linux and Windows OS Lab and debug skills are required, including experience working with and analyzing output from test equipment such as digital multi-meter and oscilloscopes, along with soldering and debugging skills Strong problem-solving capability Familiar with Intel ITP/DCI and Intel CPUs & Chipset architecture or AMD CPU/GPU & Chipset architecture is a plus EEO Statement Supermicro is an Equal Opport

Read the full description at jobs.supermicro.com. FewerJobs shows a preview and links to the original posting.