Senior EDA Engineer (from 3+yoe)

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 7, 2026

Salary

Not verified

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$111,944 U.S. median for this role

Projected growth (BLS Employment Projections)

+13.7% - Much faster than average

Matched to SOC 15-1252 - Data and ML aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Data From the posting source

Seniority

Senior From the posting source

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Senior EDA Engineer (from 3+yoe) Ho Chi Minh, , Vietnam Company Description: Job Description: Job description: We are seeking individuals with extensive knowledge of chip integration technology. Develop the UCI (Unified Chip Integrator) tool to assemble the IPs/modules/components to a SubSystem level then promote the lower SubSystem level to the final CHIPTOP level. The development includes making Implementation document, Coding (Python/Perl) and Verification Item List. Build Verification environment and write script to improve Tool productivities. Analyze the output result from Tool User's Feedback for improvement. Support Tool User execute on their env. Qualifications: Must have: Good at scripting skills (ex. Linux, Tcl, Python, Perl, etc). Basic knowledge about RTL design and Verification process. Basic Knowledge about AMBA protocol (AXI3/4/5, AHB5, APB4). Good at communication skills. Strongly Preferred: Front-end development experience (IP or Product). Basic Knowledge of EDA tools used in front-end development (Xcellium, VCS, Verdi, Synthesis, Spyglass, etc). Experienced in Object-Oriented Programming (OOP) language SystemC and UVM. Additional Information: Renesas is an embedded semiconductor solution provider driven by its Purpose ' To Make Our Lives Easier .' As the industry's leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power. With a diverse team of over 21,000 professionals in more than 30 countries, we continue to expand our boundaries to offer enhanced user experiences through

Read the full description at jobs.smartrecruiters.com. FewerJobs shows a preview and links to the original posting.