RTL & Co-design Engineer (junior)

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

Not verified

401(k) match

Not verified

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

RTL & Co-design Engineer (junior) San Francisco, California, United States About the Team OpenAI's Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI's supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI. About the Role We're looking for a RTL Engineer to design and implement key compute, memory, and interconnect components for our custom AI accelerator. You'll work closely with architecture, verification, physical design, and ML engineers to translate AI workloads into efficient hardware structures. This is a hands-on design role with significant ownership across definition, modeling, and implementation. This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees. In this role you will: - Produce clean, production-quality microarchitecture and RTL for major accelerator subsystems - Contribute to architectural studies including performance modeling and feasibility analysis. - Collaborate with software, simulator, and compiler teams to ensure hardware/software co-design and workload fit. - Partner with DV and PD to ensure functional correctness, timing closure, area/power targets, and clean integration. - Build and review performance and functional models to validate design intent. - Participate in design reviews, documentation,

Read the full description at jobs.ashbyhq.com. FewerJobs shows a source-linked preview and links to the original posting.