Staff Systems Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified

Salary

$134K-$175K From the posting source checked Jun 20, 2026

401(k) match

Not verified

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

33% above the BLS role benchmark for software engineering aggregate.

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Engineering From the posting source checked Jun 20, 2026

Seniority

Staff Plus From the posting source checked Jun 20, 2026

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Company stage

Public-company From the posting source checked Jun 20, 2026

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

Staff Systems Engineer Carlsbad, CA, US Responsibilities MaxLinear is seeking a Staff Systems Engineer to focus on Optical Modules, AECs, and Data Center Applications and the following: Manage the validation and analysis of ASICs used in Optical Modules, AECs, and Data Center Applications, including infrastructure supporting Generative Artificial Intelligence workloads Test automation development and emulation test development supporting product development from concept through production and collaborating with cross-functional teams to ensure robust and reliable designs Collaborate with design, systems, and hardware teams to validate designs in pre-silicon and silicon phases for high-performance data center and AI applications Lead technical activities for characterization and validation of high-speed serial interface and re-timer designs Develop reference boards and test platforms for evaluation and customer support in cloud-scale environments Support debugging and optimization of high-speed links in lab and field environments Qualifications Proven experience with high-speed serial interfaces (e.g., PCIe, Ethernet, SerDes) used in data center and AI systems Expertise in DSP re-timer architectures and signal processing techniques Strong background in signal integrity analysis, PCB design, and simulation tools (ADS, Cadence, Matlab) Hands-on experience with test and measurement, and debug of high-speed links Excellent problem-solving and technical communication skills BS in Electrical Engineering or related + 5 yea

Read the full description at careersus-maxlinear.icims.com. FewerJobs shows a preview and links to the original posting.