Lead Power Electronics Engineer
GE Vernova - Chennai
Posted Apr 5, 2026
Verified benefits
- Parental leave
- 10 weeks source
- Non-birth-parent leave
- 10 weeks
- Verified
- Yes last checked 2026-05-07
- Salary
- Not disclosed
Market context
- Median wage (BLS OEWS)
- $116,543 national median
- Projected growth (BLS Employment Projections)
- +9.8% - Much faster than average
Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.
Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.
Where they hire
State eligibility is not yet verified.
About this role
Lead Power Electronics Engineer Chennai Job Description Summary Lead Design & Development, Sizing, Simulation, Testing & Validation, Certification of LV/MV - VSD/ VFD’s. Job Description Roles and Responsibilities LV/MV Drive
Read the full description at gevernova.wd5.myworkdayjobs.com. FewerJobs shows a short excerpt and links to the source.
Related jobs
-
LEAD MECHANICAL ENGINEER
Department of the Navy - Keyport, Washington
-
LEAD INFORMATION TECHNOLOGY SPECIALIST (SYSANALYSIS/INFOSEC)
Department of the Navy - Stafford, Virginia
-
LEAD GENERAL ENGINEER
Department of the Navy - Bangor, Washington
-
INTERGRATION TEAM LEAD
Department of the Navy - Stafford, Virginia