SI/PI Intern
Etched - San Jose, CA, United States
Posted Jun 10, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified
- Salary
- Not verified
- 401(k) match
- Not verified
Was this benefit information wrong? Tell us.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
SI/PI Intern San Jose, CA, United States About Etched Etched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history. Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the next generation of high-performance AI systems. You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed interfaces, extract channel models, and improve signal quality across our accelerator platforms. This role provides hands-on experience with industry-leading tools and real-world challenges involving PCIe, Ethernet, high-speed SerDes channels, advanced packaging, and multi-board systems. Key Responsibilities - Signal Integrity Analysis - Perform channel analysis for high-speed interfaces including PCIe, Ethernet, and other SerDes links.Extract and validate S-parameter models from package and PCB layouts.Analyze insertion loss, return loss, impedance discontinuities, and crosstalk.Generate channel compliance reports and support design reviews.Modeling & Simulation - Build and validate 3D electromagnetic models using Ansys HFSS.Develop board and package channel models from ECAD design databases.Correlate simulation results with measurements and lab data.Support mixed package-board channel simulations and optimization.Design Collaboration - Partner with PCB layout, package, hardware, and ASIC teams to improve
Read the full description at jobs.ashbyhq.com. FewerJobs shows a source-linked preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
Summer PNT Intern Chandler
Viavi Solutions INC - Chandler-HQ, AZ USA
-
Institutional Client Group Summer Internship (2027)
NB Bancorp INC - New York, NY
-
Intern, Enterprise Transformation
IMAX CORP - Mississauga, Ontario
-
Wireless Network Lab Intern
Viavi Solutions INC - Chandler, AZ USA