Systems Hardware Engineer, Principal
d-Matrix - Santa Clara, Santa Clara, Ca, Ca, United States
Posted Apr 1, 2026
Benefits
- Parental leave
- Not verified
- Non-birth-parent leave
- Not verified
- Family-building benefits
-
- Fertility benefits: Not verified
- Adoption assistance: Not verified
- Surrogacy assistance: Not verified
- Mental health support
- Not verified
- Relocation assistance
- Not verified
- Childcare support
- Not verified
- Learning budget
- Not verified
- Verification
- Not verified
- Salary
- Not verified
- 401(k) match
- Not verified
Was this benefit information wrong? Tell us.
Schedule
- Shift type
- Not verified
- Weekend work
- Not verified
Application
- Cover letter
- Not verified
- Assessment
- Not verified
- Deadline
- Not stated
Where they hire
State eligibility is not yet verified.
About this role
Systems Hardware Engineer, Principal Santa Clara, Santa Clara, Ca, Ca, United States At d-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration. We value humility and believe in direct communication. Our team is inclusive , and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Location: Hybrid, working onsite at our Santa Clara, Ca headquarters 3-5 days per week. About the Role At d-matrix, we are redefining the architecture of AI compute. As a Principal Hardware Design Engineer, you will be a cornerstone of our hardware organization, leading the development of world-class platforms for our silicon-integrated AI accelerators. You aren't just "designing boards"; you are architecting the physical foundation that allows our Chiplet-based NPU (Neural Processing Unit) to solve the industry's most massive LLM inference challenges. Required Qualifications • Education: BS/MS in Electrical Engineering or a related field. • Experience: 10+ years of experience in high-complexity hardware design, specifically within the semiconductor, server, or networking industries. • Board Design: Mastery of Cadence Allegro/Orcad or similar high-end EDA tools. • Power & Signal Integrity: Deep understanding of SI/PI fundamentals, including jitter, crosstalk, and impedance control for 32Gbps+ signals. •
Read the full description at jobs.ashbyhq.com. FewerJobs shows a source-linked preview and links to the original posting.
Apply link not verified; last-live date unavailable.
What verified means
Verified means a displayed claim has a recorded source field, a source URL when available, and a timestamp showing when FewerJobs checked or enriched the evidence.
Related jobs
-
Space Mission Ground Simulator - Principal / Sr Principal Systems Engineer
Northrop Grumman - United States-Maryland-Linthicum
-
Principal Engineer Reliability
Northrop Grumman - United States-California-Sunnyvale
-
Mission Assurance Engineer /Principal Mission Assurance Engineer
Northrop Grumman - United States-Utah-Clearfield
-
Sr. Principal Cyber Systems / Network Engineer
Northrop Grumman - VAFA09GC