Integrated Photonics Technical Leader - Acacia (Onsite)

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified checked Jun 13, 2026

Salary

$169K-$241K From the posting source checked Jun 20, 2026

401(k) match

Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)

$116,543 U.S. median for this role

Projected growth (BLS Employment Projections)

+9.8% - Much faster than average

76% above the BLS role benchmark for software engineering aggregate.

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function

Engineering From the posting source checked Jun 20, 2026

Seniority

Mid From the posting source checked Jun 20, 2026

Work mode

Onsite From the posting source checked Jun 20, 2026

In-office days

5 days From the posting source checked Jun 20, 2026

Schedule

Shift type

Not verified

Weekend work

Not verified

Company

Company stage

Public-company From the posting source checked Jun 20, 2026

Equity

Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Apr 29, 2026 From the posting source checked Jun 20, 2026

Where they hire

State eligibility is not yet verified.

About this role

Integrated Photonics Technical Leader - Acacia (Onsite) Holmdel, New Jersey, US The application window is expected to close on: 04/29/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . The application window is expected to close on 6/30. Job posting may be removed earlier if the position is filled or if sufficient number of applications are received. Meet the Team The Photonic Integrated Circuits (PIC) team is a small, dynamic group that develops advanced photonics chips for optical communications products. Your Impact Design, simulation, layout, and testing of photonic components and circuits. You will work very closely with the entire PIC team covering a wide variety of directions, including silicon photonics and III-V device designs, simulation, foundry process development, production tapeout, PIC testing, and production support. You will also work closely with millimeter wave design team, packaging team, and module hardware / software / optics testing team in building complete products. Key Essential Functions: Design and numerical modeling of passive and active photonic components, including high speed devices based on hybrid integration Script-based GDS layout of photonic components, circuits, and full product chips Minimum Qualifications: Bachelors +8 years, Masters +6 years, or Ph.D. +3 years of optical engineering, electrical engineering, material science, physics and related fields Prior experience with solid-state physics, integrated photonics, and opto-electronics Prior experience with photonics numerical simulation principle and tools, such as FDTD, HFSS, COMSOL and etc. Prior experience in photonic device process and

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.