Chip Level STA Engineer
Cisco - Armenia
Posted Apr 16, 2026
Verified benefits
- Parental leave
- 13 weeks source
- Non-birth-parent leave
- 13 weeks
- Verified
- Yes last checked unknown
- Salary
- Not disclosed
Where they hire
State eligibility is not yet verified.
About this role
Chip Level STA Engineer Armenia Meet the Team Join Cisco’s ASIC Physical Design Team, where we ensure the highest quality in full-chip timing closure and circuit performance to guarantee a
Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a short excerpt and links to the source.
Related jobs
-
Maintenance Engineer - Processing
Tetra Pak - Location not specified
-
Service Engineer (Tours, Orléans, Bourges)
Tetra Pak - Location not specified
-
Technicien de maintenance H/F
Tetra Pak - Location not specified
-
Maintenance Engineer Burgos
Tetra Pak - Location not specified