FewerJobs.
All jobs

ASIC Engineer Part time Internship (1 year):

Cisco - Cairo Al Qahirah, Egypt

Posted May 28, 2026

Benefits

Parental leave
Not verified
Non-birth-parent leave
Not verified
Family-building benefits
  • Fertility benefits: Not verified
  • Adoption assistance: Not verified
  • Surrogacy assistance: Not verified
Mental health support
Not verified
Relocation assistance
Not verified
Childcare support
Not verified
Learning budget
Not verified
Verification
Not verified checked Jun 13, 2026
Salary
Not verified
401(k) match
Reported from DOL Form 5500 industry filing (not employer-specific)

Was this benefit information wrong? Tell us.

Market context

U.S. role benchmark (BLS OEWS)
$116,543 U.S. median for this role
Projected growth (BLS Employment Projections)
+9.8% - Much faster than average

Matched to SOC 15-1252 - Software Engineering aggregate by role bucket.

Source: U.S. Bureau of Labor Statistics, OEWS, May 2024 and Employment Projections, 2024-2034.

Role

Role function
Engineering From the posting source checked Jun 20, 2026
Seniority
Entry From the posting source checked Jun 20, 2026

Schedule

Shift type
Not verified
Weekend work
Not verified

Company

Equity
Offered Verified - SEC 10-K source checked Jun 20, 2026

Application

Cover letter
Not verified
Assessment
Not verified
Deadline
Not stated

Where they hire

State eligibility is not yet verified.

About this role

ASIC Engineer Part time Internship (1 year): Cairo Al Qahirah, Egypt Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens. ASIC Engineer Part time Internship (1 year): Join the Cisco Common ASIC Group, a team responsible for developing the ASICs at the heart of Cisco's next-generation switching systems. These ASICs are becoming more general and programmable, moving beyond traditional high-speed packet forwarding. You will work with Cisco's outstanding switching solution team, driving the integration of Nexus systems and ACI with software like OpenStack, Docker, and Open vSwitch, to empower our customers in building multi-tenant clouds. Every time you access the Internet, chances are, your data has passed through one of our switches. You impact: Assist in the development and maintenance of advanced test benches and verification environments using System Verilog and UVM. Participate in the end-to-end verification process of complex ASIC design blocks. Help create comprehensive test plans and coverage points to ensure robust verification. Support the upgrade and refinement of test benches to integrate new features seamlessly. Collaborate with cross-functional teams for thorough cross-block verification and top-level integration. Minimum qualification Currently in your final year pursuing a Bachelor's or Master's degree in Electrical & Electronics Engineering (EE) or Computer Engineering (CE). Strong knowledge in Digital Design and ASIC flow. Familiarity with System Verilog-based verification Familiarity with UVM. Preferred

Read the full description at cisco.wd5.myworkdayjobs.com. FewerJobs shows a preview and links to the original posting.

Apply at cisco.wd5.myworkdayjobs.com

Apply link verified; last checked Aug 3, 2026.

What verified means

Verified means a displayed claim has field-level provenance to a source FewerJobs pulled: a government or employer source, or the original job posting. Posting-sourced facts are employer-stated and are labeled separately from government records.

Related jobs