SoC Power Spec Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

SoC Power Spec Engineer Austin, United States of America Do you have a passion for crafting new solutions? As part of our Silicon Engineering group, you will generate ideas and turn them into reality. You will be part of the team responsible for crafting state-of-the-art ASICs that are integral to many Apple products. We are looking for an engineer who will work on the modeling of power dissipation of various IPs and applications, including AI/ML and power modeling at the SOC/system level for Apple products. This role provides an opportunity to participate in optimization of a variety of leading edge chips for power-efficiency. You will collaborate across many teams including architecture, SOC design, and system design. The job also involves partnering with the lab and silicon characterization/validation teams on correlating the models to the silicon data. The job involves collaborating across many fields and playing a role of getting innovative products to millions of customers. You will have the opportunity to build new insights into silicon optimization, as well as work with architects, silicon design engineers, software developers, and be involved in silicon/model correlation efforts of mobile SoC design. Your main responsibilities will be: -Modeling power dissipation at the SOC level, including Neural Engines, CPUs, Graphics, compute ( AI/ML) accelerators, media IPs, caches and fabric. -Modeling power dissipation for customer use-cases. -Interacting with the System designers, Technology team, Silicon Validation, and Product Engineering teams to define power targets at the SOC level, and the power delivery. -Working with the power

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.