CPU Physical Design Methodology and Optimization Engineer

Benefits

Parental leave

Not verified

Non-birth-parent leave

Not verified

Family-building benefits

• Fertility benefits: Not verified
• Adoption assistance: Not verified
• Surrogacy assistance: Not verified

Mental health support

Not verified

Relocation assistance

Not verified

Childcare support

Not verified

Learning budget

Not verified

Verification

Not verified last checked Jun 13, 2026

Salary

Not verified not verified - source not recorded; timestamp not recorded

401(k) match

Listed Source: EMPLR_CONTRIB_INCOME_AMT. source Last checked Jun 13, 2026.

Was this benefit information wrong? Tell us.

Schedule

Shift type

Not verified

Weekend work

Not verified

Application

Cover letter

Not verified

Assessment

Not verified

Deadline

Not stated

Where they hire

State eligibility is not yet verified.

About this role

CPU Physical Design Methodology and Optimization Engineer Santa Clara, United States of America Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products! In this highly visible role as a part of an industry-recognized and innovative CPU design team; you will contribute to solving intriguing and key problems in the physical design (PD) methodology and optimization space. With a steadfast focus on improving Power, Performance and Area (PPA) of our industry leading CPU designs, you'll have the opportunity to work with most teams in CPU design and influence SOC teams as well. You will also be actively contributing to new and exciting technical areas including applying machine learning techniques in the silicon design space. • Work with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPA • Detailed analysis across partitions to understand optimization opportunity • Develop new PD focused flows to improve CPU performance and efficiency • Cross-functional collaboration across STA, library, tech and post silicon team to

Read the full description at jobs.apple.com. FewerJobs shows a source-linked preview and links to the original posting.